| 전자부품 데이터시트 검색엔진 |
|
MB91F528 데이터시트(PDF) 207 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
MB91F528 데이터시트(HTML) 207 Page - SPANSION |
|
207 / 241 page ![]() D a t a S h e et 204 MB91F528_DS705-00016-1v0-E, March 28, 2014 CONFIDENTIAL (4-2) UART (Asynchronous serial interface) timing Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=0 Bit setting: SMR : MD2=0, SMR:MD1=0, SMR : MD0=1 When external clock is selected (BGR:EXT=1) (TA:-40°C to +125°C,VCC=AVCC=5.0V±10%/VCC=AVCC=3.3V±0.3V,VSS=AVSS=0.0V) Parameter Symb ol Pin name Conditio ns Value Unit Remarks Min Max Serial clock "L" pulse width tSLSH SCK0 to SCK19 - tCPP+10 - ns output pin: CL=50pF Serial clock "H"pulse width tSHSL tCPP+10 - ns SCK fall time tF - 5 ns SCK rise time tR - 5 ns (4-3) LIN Interface (v2.1)( Asynchronous Serial Interface for LIN (v2.1)) timing Bit setting: SMR : MD2=0, SMR:MD1=1, SMR : MD0=1 (TA:-40°C to +125°C,VCC=AVCC=5.0V±10%/VCC=AVCC=3.3V±0.3V,VSS=AVSS=0.0V) Parameter Symb ol Pin name Conditio ns Value Unit Remarks Min Max Serial clock "L" pulse width tSLSH SCK0 to SCK19 - tCPP+10 - ns output pin: CL=50pF Serial clock "H"pulse width tSHSL tCPP+10 - ns SCK fall time tF - 5 ns SCK rise time tR - 5 ns When external clock is selected SCK tSHSL VIL VIH VIH tR tSLSH tF VIL VIH VIL When external clock is selected SCK tSHSL VIL VIH VIH tR tSLSH tF VIL VIH VIL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |