| 전자부품 데이터시트 검색엔진 |
|
DSP56362UM 데이터시트(PDF) 6 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362UM 데이터시트(HTML) 6 Page - Motorola, Inc |
|
6 / 168 page ![]() 2 DSP56362 Advance Information MOTOROLA Overview Features • End-of-block-transfer interrupts • Triggering from interrupt lines and all peripherals – Phase-locked loop (PLL) • Software programmable PLL-based frequency synthesizer for the core clock • Allows change of low-power divide factor (DF) without loss of lock • Output clock with skew elimination – Hardware debugging support • On-Chip Emulation (OnCE‘) module • Joint Action Test Group (JTAG) test access port (TAP) • Address trace mode reflects internal program RAM accesses at the external port • On-Chip Memories – Modified Harvard architecture allows simultaneous access to program and data memories – 30720 x 24-bit on-chip program ROM1 (disabled in 16-bit compatibility mode) – 6144 x 24-bit on-chip X-data ROM1 – 6144 x 24-bit on-chip Y-data ROM1 – Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable . – 192 x 24-bit bootstrap ROM (disabled in sixteen-bit compatibility mode) • Off-Chip Memory Expansion – Data memory expansion to 256K x 24-bit word memory for P, X, and Y memory using SRAM. – Data memory expansion to 16M x 24-bit word memory for P, X, and Y memory using DRAM. – External memory expansion port( twenty-four data pins for high speed external memory access allowing for a large number of external accesses per sample) – Chip select logic for glueless interface to SRAMs – On-chip DRAM controller for glueless interface to DRAMs • Peripheral and Support Circuits – Enhanced serial audio interface (ESAI) includes: • Six serial data lines, 4 selectable as receive or transmit and 2 transmit only. • Master or slave capability •I2S, Sony, AC97, and other audio protocol implementations 1.These ROMs may be factory programmed with data or programs provided by the application developer. Instruction Cache Switch Mode Program RAM Size Instruction Cache Size X Data RAM Size Y Data RAM Size Disabled Disabled 3072 × 24-bit 0 5632 × 24-bit 5632 × 24-bit Enabled Disabled 2048 × 24-bit 1024 × 24-bit 5632 × 24-bit 5632 × 24-bit Disabled Enabled 5120 × 24-bit 0 5632 × 24-bit 3584 × 24-bit Enabled Enabled 4096 × 24-bit 1024 × 24-bit 5632 × 24-bit 3584 × 24-bit Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |