TDA9885TSSLASHV3 datasheet(17/56 Pages) PHILIPS

17 / 56 page

2003 Oct 02

Philips Semiconductors

Product speciﬁcation

I2C-bus controlled single and multistandard

alignment-free IF-PLL demodulators

TDA9885; TDA9886

9.2.1

SUBADDRESS

If more than one data byte is transmitted, then auto-increment is performed: starting from the transmitted subaddress

and auto-increment of subaddress in accordance with the order of Table 10.

Table 10 Deﬁnition of the subaddress (second byte after slave address); note 1

Notes

1. X = don’t care.

2. Bit A7 = 1 is not allowed.

3. Bits A6 to A2 will be ignored by the internal hardware.

9.2.2

DATA BYTE FOR SWITCHING MODE

Table 11 Bit description of SAD register for switching mode (SAD = 00)

MSB

LSB

A7(2)

A6(3)

A5(3)

A4(3)

A3(3)

A2(3)

SAD for switching mode

XXXXX

SAD for adjust mode

XXXXX

SAD for data mode

XXXXX

BIT

VALUE

DESCRIPTION

Output port 2 for SAW switching or monitoring

high-impedance, disabled or HIGH

low-impedance, active or LOW

Output port 1 for SAW switching or external input

high-impedance, disabled or HIGH

low-impedance, active or LOW

Forced audio mute

1on

off

B4 and B3

TV standard modulation

positive AM TV; note 1

not used

negative FM TV

not used

Carrier mode

QSS mode

intercarrier mode

Auto mute of FM AF output

active

inactive

TDA9885TS/V3 데이터시트(PDF) 17 Page - NXP Semiconductors

TDA9885TS/V3 데이터시트(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL