| 전자부품 데이터시트 검색엔진 |
|
PC87413 데이터시트(PDF) 220 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87413 데이터시트(HTML) 220 Page - National Semiconductor (TI) |
|
220 / 257 page ![]() www.national.com 220 Revision 1.2 10.0 Legacy Functional Blocks This chapter briefly describes the following blocks, which provide legacy device functions: q Floppy Disk Controller (FDC). q Parallel Port (PP). q Serial Ports 1 and 2 (SP1 and SP2). q Keyboard and Mouse Controller (KBC). The description of each Legacy block includes the sections listed below. For details on the general implementation of each legacy block, see the SuperI/O Legacy Functional Blocks datasheet. q General Description. q Register Map table(s). q Bitmap table(s). The register maps in this chapter use the following abbreviations for Type: q R/W = Read/Write. q R = Read from a specific register (write to the same address is to a different register). q W = Write (see above). q RO = Read Only. q WO = Write Only. Reading from the bit returns 0. q R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect. q R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect. 10.1 FLOPPY DISK CONTROLLER (FDC) 10.1.1 General Description The generic FDC is a standard FDC with a digital data separator and is DP8473 and N82077 software compatible. The PC8741x FDC supports 14 of the 17 standard FDC signals described in the generic Floppy Disk Controller (FDC) chapter, including: • FM and MFM modes are supported. To select either mode, set bit 6 of the first command byte when writing to/reading from a diskette, where: — 0 = FM mode — 1 = MFM mode • A logic 1 is returned during LPC I/O read cycles by all register bits, reflecting the state of floating (TRI-STATE) FDC pins. Exceptions to standard FDC are: • Automatic media sense using the MSEN1 signal is not supported. • DRATE1 is not supported. Table 59 lists the FDC functional block registers. All registers are VDD powered. Table 59. FDC Registers Offset1 Mnemonic Register Name Type 00h SRA Status A RO 01h SRB Status B RO 02h DOR Digital Output R/W 03h TDR Tape Drive R/W 04h MSR Main Status R DSR Data Rate Select W 05h FIFO Data (FIFO) R/W |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |