PC87413 datasheet(35/257 Pages) NSC

35 / 257 page

2.0 Power, Reset and Clocks (Continued)

Revision 1.2

www.national.com

2.2.3

Controller Software Reset (PC87413 and PC87417)

The Controller Software reset is initiated by the system controller through the ACCESS.bus Interface. The system controller

can trigger this reset by setting the CSWRST bit of the ACBCFG register (see Section 6.3.3 on page 128).

The Controller Software reset performs the following actions:

• Updates the V

SB-powered strap configuration bits with the strap levels sampled during the VSB Power-Up reset.

• Loads default values to the V

SB-powered unlocked bits in the Configuration Control and X-Bus (PC87416 and PC87417).

• Loads default values to the unlocked GPIO Configuration and Data bits for those GPIO ports with VDDLOAD = 0. The

VDDLOAD and BUSCTL bits are not affected.

• Loads default values to the bits in the ACBCST, ACBDIS and ACBTRIS registers of the ACCESS.bus Interface

(PC87413 and PC87417).

• Terminates any transaction involving the internal modules of the PC8741x device that were initiated by the ACCESS.bus

Interface.

2.2.4

VDD Power-Up Reset

VDD Power-Up reset is generated by an internal circuit when VDD power is turned on. This reset is completed after 8,192

cycles of the 32 KHz clock (t32KOSC; see Low Frequency Clock Timing on page 242). However, if the Hardware reset

(LRESET) is de-asserted in an early stage, tIRST (see VSB Power-Up Reset on page 239) is shortened to only 1,280 clock

cycles. In any condition, the VDD Power-Up reset ends after the VSB Power-Up reset.

External devices must wait at least tIRST before accessing the PC8741x device. If the host processor accesses the device

during this time, the PC8741x device ignores the transaction (that is, it does not return SYNC response).

VDD Power-Up reset performs the following actions:

• Puts pins with V

DD strap options into TRI-STATE and enables their internal pull-down resistors.

• Samples the logic levels of the V

DD strap pins.

• Executes all the actions performed by the Hardware reset (see Section 2.2.5 on page 35).

2.2.5

Hardware Reset

Hardware reset is activated by the assertion (low) of the LRESET input while VDD is “good”. When the VDD power is Off, the

PC8741x device ignores the level of the LRESET input. Hardware reset performs the following actions:

• Resets the V

SB-powered lock bits in the Configuration Control and X-Bus (PC87416 and PC87417), if VSBLOCK = 0 in

the ACBLKCTL register (in PC87414 and PC87416, VSBLOCK is always ‘0’).

• Sets up the pull-up option and the default source for the V

DD-powered multiplexed output pins.

• Executes all the actions performed by the Host Software reset (see Section 2.2.6 on page 35).

2.2.6

Host Software Reset

The Host Software reset is triggered by the host setting the HSWRST bit of the SIOCF1 register (see Section 3.7.2 on

page 49) through the LPC Interface. The Host Software reset performs the following actions:

• Updates the V

DD-powered strap configuration bits with the strap levels sampled during the VDD Power-Up reset.

• Loads default values to the V

DD-powered unlocked bits in the Configuration Control.

• Loads default values to the V

SB-powered unlocked GPIO Configuration and Data bits for those GPIO ports with

VDDLOAD = 1. The VDDLOAD and BUSCTL bits are not affected.

• Resets all the V

DD-powered Legacy logical devices.

• Loads default values to all the V

DD-powered Legacy module registers.

• Terminates any transaction involving the internal modules of the PC8741x device that were initiated by the LPC bus In-

terface.

PC87413 데이터시트(PDF) 35 Page - National Semiconductor (TI)

PC87413 데이터시트(HTML) 35 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL