 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87413 데이터시트(PDF) 253 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87413 데이터시트(HTML) 253 Page - National Semiconductor (TI) |
|
|
253 / 257 page  11.0 Device Characteristics (Continued) Revision 1.2 253 www.national.com 11.5.10 SWC Timing Inputs at VSB Power Switching Figure 67. Inputs at VSB Power Switching (No VBAT) Symbol Figure Description Reference Conditions Min Max tEWIV 67 External Wake-up inputs valid1 1. Not tested. Guaranteed by design. At VSB power On, after the 32 KHz clock is stable2 2. No VBAT; the 32 KHz internal clock is stopped while VSB is Off (see Low Frequency Clock Timing on page 242). 1 s 1.25 s tPBOP 68 PWBTOUT pulse time1 Resume by SLPS3, SLPS5 after Power Fail 100 ms3, 3. Except when generated by PWBTIN pulse. 100.03 ms VSB (Power) RI1, RI2 GPIOE10-17, tEWIV GPIOE40-47 KBCLK, MCLK VSBOFF VSBON KBDAT, MDAT (Internal) VSB Power-Up Reset 32 KHz Clock (internal) t32KW tIRST PWBTIN, SLBTIN XIRQ SLPS3, SLPS5 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
