전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87413 데이터시트(PDF) 154 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87413
상세설명  LPC ServerI/O for Servers and Workstations
PDF  257 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87413 데이터시트(HTML) 154 Page - National Semiconductor (TI)

Back Button PC87413 Datasheet HTML 150Page - National Semiconductor (TI) PC87413 Datasheet HTML 151Page - National Semiconductor (TI) PC87413 Datasheet HTML 152Page - National Semiconductor (TI) PC87413 Datasheet HTML 153Page - National Semiconductor (TI) PC87413 Datasheet HTML 154Page - National Semiconductor (TI) PC87413 Datasheet HTML 155Page - National Semiconductor (TI) PC87413 Datasheet HTML 156Page - National Semiconductor (TI) PC87413 Datasheet HTML 157Page - National Semiconductor (TI) PC87413 Datasheet HTML 158Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 257 page
background image
8.0 Real-Time Clock (RTC) (Continued)
www.national.com
154
Revision1.2
8.3.13
RTC Control Register A (CRA)
This register controls test selection in addition to other functions. This register cannot be written before reading bit 7 of the
CRD register.
Power Well:VPP
Location: Index 0Ah
Type:
Varies per bit
Table 37. Divider Chain Control and Test Selection
Bit
76543210
Name
Update in
Progress
Divider Chain Control
Periodic Interrupt Rate Select
Reset
00100000
Bit
Type
Description
7RO
Update in Progress. This bit is not affected by reset. It reads 0 when bit 7 of the CRB register is 1.
0: Timing registers not updated within 244
µs
1: Timing registers updated within 244
µs
6-4
R/W
Divider Chain Control. These bits control the configuration of the divider chain for timing generation
(see Table 37). They are cleared to 000 as long as bit 7 of the CRD register reads 0.
3-0
R/W
Periodic Interrupt Rate Select. These bits select one of 15 output taps from the clock divider chain to
control the rate of the periodic interrupt (see Table 38 and Figure 41 on page 144). They are cleared to
000 as long as bit 7 of the CRD register reads 0.
DV2
(CRA6)
DV1
(CRA5)
DV0
(CRA4)
Configuration
0
0
X
Oscillator Disabled
0
1
0
Normal Operation
011
Reserved
10
X
1
1
X
Divider Chain Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com