전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5530 데이터시트(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 CS5530
상세설명  Geode??CS5530 I/O Companion Multi-Function South Bridge
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530 데이터시트(HTML) 6 Page - National Semiconductor (TI)

Back Button CS5530 Datasheet HTML 2Page - National Semiconductor (TI) CS5530 Datasheet HTML 3Page - National Semiconductor (TI) CS5530 Datasheet HTML 4Page - National Semiconductor (TI) CS5530 Datasheet HTML 5Page - National Semiconductor (TI) CS5530 Datasheet HTML 6Page - National Semiconductor (TI) CS5530 Datasheet HTML 7Page - National Semiconductor (TI) CS5530 Datasheet HTML 8Page - National Semiconductor (TI) CS5530 Datasheet HTML 9Page - National Semiconductor (TI) CS5530 Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 241 page
background image
www.national.com
6
Revision 4.1
1.0
Architecture Overview
The Geode CS5530 can be described as providing the
functional blocks shown in Figure 1-1.
• PCI bus master/slave interface
• ISA bus interface
• AT compatibility logic
• IDE controllers
• Power management
-GPIO interfaces
- Traps, Events, Timers
• Joystick/Game Port interface
• Virtual audio support hardware
• Video display, which includes MPEG accelerator,
RAMDAC, and video ports
•USB controllers
For CPU interface connection refer to Figure 1-5 on page
11.
1.1
PCI BUS INTERFACE
The CS5530 provides a PCI bus interface that is both a
slave for PCI cycles initiated by the CPU or other PCI
master devices, and a non-preemptable master for DMA
transfer cycles. The chip also is a standard PCI master for
the IDE controllers and audio I/O logic. The CS5530 sup-
ports positive decode for configurable memory and I/O
regions and implements a subtractive decode option for
unclaimed PCI accesses. The CS5530 also generates
address and data parity and performs parity checking.
The CS5530 does not include the PCI bus arbiter, it is
locatedinthe processor.
Configuration registers are accessed through the PCI
interface using the PCI Bus Type 1 configuration mecha-
nism as described in the PCI 2.1 Specification.
Figure 1-1. Internal Block Diagram
X-Bus
ISA Bus
PCI Bus
USB
PCI to X-Bus / X-Bus to PCI Bridge
PCI to USB Macro
Active Decode
Address Mapper
Audio/Codec/MPU
Interface
Pwr Mgmt, Traps,
Events, and Timers
IDE
Interface
Display Interface
MPEG, DOT Clock
CSC and SCL
RGB/FP Interface
AT Compatibility Logic
ISA Bus Interface
AT Ports, ISA Megacells
Display
PCI Configuration
Registers
Graphics
and Video
from CPU
X-Bus Arbiter
CS5530 Support
GPIOs
IDE
AC97 Codec
Ultra DMA/33
(e.g., LM4548)
Joystick / Game Port
Joystick
PC97317 SIO
GPCS
Geode™ CS9210
Graphics Companion



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com