전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DS2740BU/T 데이터시트(PDF) 15 Page - Dallas Semiconductor

부품명 DS2740BU/T
상세설명  High-Precision Coulomb Counter
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2740BU/T 데이터시트(HTML) 15 Page - Dallas Semiconductor

Back Button DS2740BU/T Datasheet HTML 7Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 8Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 9Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 10Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 11Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 12Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 13Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 14Page - Dallas Semiconductor DS2740BU/T Datasheet HTML 15Page - Dallas Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 15 / 15 page
background image
DS2740
15 of 15
Input Logic Low: DQ,
PIO
VIL
(Note 1)
0.6
V
Output Logic Low:
DQ, PIO
VOL
IOL = 4mA (Note 1)
0.4
V
DQ, PIO Input
Pulldown Current
IPD
VDD = 4.2V,
VDQ = 0.4V
0.5
mA
OVD Input Leakage
ILOVD
PIO bit = 1
-1
1
mA
DQ Capacitance
CDQ
50
pF
DQ Low to Sleep Time
tSLEEP
(Note 3)
2.0
2.4
s
ELECTRICAL CHARACTERISTICS: 1-WIRE INTERFACE—STANDARD
SPEED
(2.7V
£ VDD £ 5.5V; TA = -20°C to +70°C.)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
Time Slot
tSLOT
60
120
ms
Recovery Time
tREC
1
ms
Write 0 Low Time
tLOW0
60
120
ms
Write 1 Low Time
tLOW1
115
ms
Read Data Valid
tRDV
15
ms
Reset Time High
tRSTH
480
ms
Reset Time Low
tRSTL
480
960
ms
Presence Detect High
tPDH
15
60
ms
Presence Detect Low
tPDL
60
240
ms
ELECTRICAL CHARACTERISTICS: 1-WIRE INTERFACE—OVERDRIVE
SPEED
(2.7V
£ VDD £ 5.5V; TA = -20°C to +70°C.)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
Time Slot
tSLOT
616
ms
Recovery Time
tREC
1
ms
Write 0 Low Time
tLOW0
616
ms
Write 1 Low Time
tLOW1
12
ms
Read Data Valid
tRDV
2
ms
Reset Time High
tRSTH
48
ms
Reset Time Low
tRSTL
48
80
ms
Presence Detect High
tPDH
26
ms
Presence Detect Low
tPDL
824
ms
Note 1:
All voltages are referenced to VSS.
Note 2:
Offset performance requires proper circuit layout design free of surface contaminants.
Note 3:
The DS2740 enters the sleep mode 2.0s to 2.4s after DQ goes low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com