DP83840A datasheet(49/89 Pages) NSC

49 / 89 page

4.0 Registers (Continued)

National Semiconductor

Version A

4.8 AUTO-NEGOTIATION EXPANSION REGISTER (ANER)

Address 06h

4.9 DISCONNECT COUNTER REGISTER (DCR)

Address 12h

4.10 FALSE CARRIER SENSE COUNTER REGISTER (FCSCR)

Address 13h

Bit

Bit Name

Default

Description

15:5

Reserved

0, RO

RESERVED: Always 0.

MLF

0, RO/L

MULTIPLE LINK FAULT:

1 = Multiple Link Fault--indicates that it was not possible to resolve the

connection because the 10BASE-T Link Integrity Test function and/

or the 100BASE-X Link Integrity Monitor indicated a valid link yet

both or neither of these functions maintained a valid link according to

Auto-Negotiation specification. This bit generally indicates that the

receive channel is improperly functioning or improperly connected.

0 = No Multiple Link Fault

LP_NP_ABLE

0, RO

LINK PARTNER NEXT PAGE ABLE: Status indicating if the Link

Partner supports Next Page negotiation. A one indicates that the Link

Partner supports Next Page.

NP_ABLE

0, RO/P

NEXT PAGE ABLE: Indicates if this node is able to send additional

“Next Pages”. The DP83840A is not Next Page Able, so this bit is always

zero.

PAGE_RX

0, RO

LINK CODE WORD PAGE RECEIVED: This bit is set when a new Link

Code Word Page has been received. This bit is automatically cleared

when the Auto-Negotiation Link Partner Ability Register (ANLPAR

LP_AN_ABLE

0, RO

LINK PARTNER AUTO-NEGOTIATION ABLE: A one in this bit

indicates that the Link Partner supports Auto-Negotiation.

Bit

Bit Name

Default

Description

15:0

DCNT[15:0]

<0000h>, RW/SC DISCONNECT COUNTER: This 16-bit counter increments for each

disconnect event. Each time this DP83840A and its Link Partner are

disconnected from each other, the counter increments. This counter

automatically rolls over to 0000h.

Bit

Bit Name

Default

Description

15:0

FCSCNT[15:0]

<0000h>, RW/SC FALSE CARRIER EVENT COUNTER: This 16-bit counter increments

for each false carrier event, that is, when carrier sense is asserted

without J/K symbol detection. This counter freezes when full (at FFFFh).

This counter represents the total number of false carrier events since

the last management read. The Carrier Integrity Monitor uses its own

counter to qualify whether the link is unstable.

DP83840A 데이터시트(PDF) 49 Page - National Semiconductor (TI)

DP83840A 데이터시트(HTML) 49 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

데이터시트 다운로드

링크 URL