 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DP83840A 데이터시트(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83840A 데이터시트(HTML) 1 Page - National Semiconductor (TI) |
|
|
1 / 89 page  1 National Semiconductor Version A March 1997 General Description The DP83840A is a Physical Layer device for Ethernet 10BASE-T and 100BASE-X using category 5 Unshielded, Type 1 Shielded and Fiber Optic cables. This VLSI device is designed for easy implementation of 10/100 Mb/s Ethernet LANs. It interfaces to the PMD sub- layer through National Semiconductor's DP83223 Twisted Pair Transceiver, and to the MAC layer through a Media Independent Interface (MII), ensuring interoperability between products from different vendors. The DP83840A is designed with National Semiconductor's BiCMOS process. Its system architecture is based on the integration of several of National Semiconductor's industry proven core technologies: 10BASE-T ENDEC/Transceiver module to provide the 10 Mb/s IEEE 802.3 functions Clock Recovery/Generator Modules from National Semiconductor's leading FDDI product FDDI Stream Cipher (Cyclone) 100BASE-X physical coding sub-layer (PCS) and control logic that integrate the core modules into a dual speed Ethernet physical layer controller System Diagram Features • IEEE 802.3 10BASE-T compatible--ENDEC and UTP/ STP transceivers and filters built-in • IEEE 802.3u 100BASE-X compatible--support for 2 pair Category 5 UTP (100m), Type 1 STP and Fiber Optic Transceivers--Connects directly to the DP83223 Twisted Pair Transceiver • ANSI X3T12 TP-PMD compatible • IEEE 802.3u Auto-Negotiation for automatic speed selection • IEEE 802.3u compatible Media Independent Interface (MII) with Serial Management Interface • Integrated high performance 100 Mb/s clock recovery circuitry requiring no external filters • Full Duplex support for 10 and 100 Mb/s • MII Serial 10 Mb/s output mode • Fully configurable node and repeater modes--allows operation in either application • Programmable loopback modes for easy system diagnostics • Flexible LED support • IEEE 1149.1 Standard Test Access Port and Boundary- Scan compatible • Small footprint 100-pin PQFP package • Individualized scrambler seed for multi-PHY applications DP83840A 10/100 Mb/s Ethernet Physical Layer 10 AND/OR 100 Mb/s ETHERNET MAC OR REPEATER/SWITCH PORT DP83840A 10/100 Mb/s ETHERNET PHYSICAL LAYER CLOCKS STATUS LEDS DP83223 100BASE-TX TRANSCEIVER RJ-45 10BASE-T OR 100BASE-TX MII 10BASE-T 100BASE-FX TRANSCEIVER |
유사한 부품 번호 - DP83840A |
|
유사한 설명 - DP83840A |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
