전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD1981A 데이터시트(PDF) 4 Page - Analog Devices

부품명 AD1981A
상세설명  AC ??7 SoundMAX Codec
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1981A 데이터시트(HTML) 4 Page - Analog Devices

  AD1981A Datasheet HTML 1Page - Analog Devices AD1981A Datasheet HTML 2Page - Analog Devices AD1981A Datasheet HTML 3Page - Analog Devices AD1981A Datasheet HTML 4Page - Analog Devices AD1981A Datasheet HTML 5Page - Analog Devices AD1981A Datasheet HTML 6Page - Analog Devices AD1981A Datasheet HTML 7Page - Analog Devices AD1981A Datasheet HTML 8Page - Analog Devices AD1981A Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
REV. 0
–4–
AD1981A–SPECIFICATIONS
Parameter
Set Bits
DVDD Typ
AVDD Typ
Unit
POWER-DOWN STATES
3
(Fully Active)
(No Bits Value)
47
53
mA
ADC
PR0
39
47
mA
DAC
PR1
32
40
mA
ADC + DAC
PR1, PR0
13
34
mA
Mixer
PR2
47
21
mA
ADC + Mixer
PR2, PR0
39
16
mA
DAC + Mixer
PR2, PR1
32
8
mA
ADC + DAC + Mixer
PR2, PR1, PR0
13
1
mA
Standby
PR5, PR4, PR3, PR2, PR1, PR0
0
0
mA
Headphone Standby
PR6
47
40
mA
Parameter
Symbol
Min
Typ
Max
Unit
TIMING PARAMETERS
(Guaranteed over Operating Temperature Range)
RESET Active Low Pulsewidth
tRST_LOW
1.0
ms
RESET Inactive to BIT_CLK Start-Up Delay
tRST2CLK
162.8
ns
SYNC Active High Pulsewidth
tSYNC_HIGH
1.3
ms
SYNC Low Pulsewidth
tSYNC_LOW
19.5
SYNC Inactive to BIT_CLK Start-Up Delay
tSYNC2CLK
162.8
ns
BIT_CLK Frequency
12.288
MHz
BIT_CLK Period
tCLK_PERIOD
81.4
ns
BIT_CLK Output Jitter
1
750
48.84
ps
BIT_CLK High Pulsewidth
tCLK_HIGH
32.56
42
48.84
ns
BIT_CLK Low Pulsewidth
tCLK_LOW
32.56
38
ns
SYNC Frequency
48.0
kHz
SYNC Period
tSYNC_PERIOD
20.8
ms
Setup to Falling Edge of BIT_CLK
tSETUP
5
2.5
ns
Hold from Falling Edge of BIT_CLK
tHOLD
5ns
BIT_CLK Rise Time
tRISECLK
246
ns
BIT_CLK Fall Time
tFALLCLK
246
ns
SYNC Rise Time
tRISESYNC
246
ns
SYNC Fall Time
tFALLSYNC
246
ns
SDATA_IN Rise Time
tRISEDIN
246
ns
SDATA_IN Fall Time
tFALLDIN
246
ns
SDATA_OUT Rise Time
tRISEDOUT
246
ns
SDATA_OUT Fall Time
tFALLDOUT
246
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
tS2_PDOWN
0
1.0
ms
Setup to Trailing Edge of RESET
(Applies to SYNC, SDATA_OUT)
tSETUP2RST
15
ns
Rising Edge of RESET to HI-Z Delay
tOFF
25
ns
Propagation Delay
15
ns
RESET Rise Time
50
ns
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
15
ns
NOTES
1Guaranteed but not tested.
2Measurement reflects main ADC.
3Values presented with V
REFOUT not loaded.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com