전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8595 데이터시트(PDF) 42 Page - Wolfson Microelectronics plc

부품명 WM8595
상세설명  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8595 데이터시트(HTML) 42 Page - Wolfson Microelectronics plc

Back Button WM8595 Datasheet HTML 38Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 39Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8595 Datasheet HTML 46Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 82 page
background image
WM8595
Production Data
w
PD, Rev 4.2, January 2011
42
ADC AUDIO INTERFACE CLOCK CONFIGURATION
The WM8595 ADC has an independent audio interface which can be configured to select the
required signals from any of the digital audio ports. The audio interface is not restricted to take each
signal from the same digital audio port, although the BCLK and LRCLK signals are selected together.
The MCLK is always an input to the ADC audio interface is selected using ADCMCLK_SEL[2:0]. The
BCLK and LRCLK are always selected together, and can be either an input to the ADC audio
interface (when the ADC is in slave mode) or an output from the ADC audio interface (when the ADC
is in master mode). BCLK and LRCLK are selected using ADCWORDCLK_SEL[2:0].
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R44
AIF_MUX5
2Ch
3:1
ADC
MCLK_
SEL[2:0]
000
ADCMCLK Select
000 = Use MCLK1
001 = Use MCLK2
010 to 111 = Reserved
6:4
ADC
WORD
CLK_
SEL[2:0]
000
ADC BCLK and LRCLK Select
000 = Use BCLK1 and LRCLK1
001 = Use BCLK2 and LRCLK2
010 to 110 = Reserved
111 = Output ADCBCLK and ADCBCLK
(when ADC is master mode)
Table 34 ADC Audio Interface Clock Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com