전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TUSB5052 데이터시트(PDF) 64 Page - Texas Instruments

부품명 TUSB5052
상세설명  USB TO 2-SERIAL PORT CONTROLLER WITH CONFIGURABLE OPTIONAL HUB
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TUSB5052 데이터시트(HTML) 64 Page - Texas Instruments

Back Button TUSB5052 Datasheet HTML 60Page - Texas Instruments TUSB5052 Datasheet HTML 61Page - Texas Instruments TUSB5052 Datasheet HTML 62Page - Texas Instruments TUSB5052 Datasheet HTML 63Page - Texas Instruments TUSB5052 Datasheet HTML 64Page - Texas Instruments TUSB5052 Datasheet HTML 65Page - Texas Instruments TUSB5052 Datasheet HTML 66Page - Texas Instruments TUSB5052 Datasheet HTML 67Page - Texas Instruments TUSB5052 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 82 page
background image
9−2
9.1.3
IEPINT: Input Endpoint Interrupt Request Register
E7
E6
E5
E4
E3
E2
E1
E0
7
6
5
4
32
10
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
BIT
NAME
RESET
FUNCTION
7−0
E[7:0]
0
These bits indicate which input endpoint interrupt is pending (IEP 7−0)
E[n] = 0
No interrupt pending (n = 7:0).
E[n] = 1
Indicates that the corresponding endpoint generated an interrupt. This is set by the hardware and is
cleared when the MCU writes to the VECINT register.
9.1.4
OEPINT: Output Endpoint Interrupt Request Register
E7
E6
E5
E4
E3
E2
E1
E0
7
6
5
4
32
10
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
BIT
NAME
RESET
FUNCTION
7−0
E[7:0]
0
These bits indicate which input endpoint interrupt is pending (OEP 7−0).
E[n] = 0
No interrupt pending
E[n] = 1
Indicates that the corresponding endpoint generated an interrupt. This is set by the hardware and is
cleared when the MCU writes to the VECINT register.
9.1.5
VECINT: Vector Interrupt Register
This register contains a vector value, which identifies the internal interrupt source that trapped to location 0003H.
Writing (any value) to this register removes the vector and updates the next vector value (if another interrupt is
pending). Note that the vector value is offset; therefore, its value is in increments of two (bit-0 is set to 0). When no
interrupt is pending, the vector is set to 00h (see Table 9−2). As shown, the interrupt vector is divided to two fields:
I[2:0] and G[3:0]. The I-field defines the interrupt source within a group (on a first-come-first-served basis). In the
G-field, which defines the group number, group G0 is the lowest, and G15 is the highest, priority.
G3
G2
G1
G0
I2
I1
I0
0
7
6
5
4
32
10
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
BIT
NAME
RESET
FUNCTION
0
RSV
0
Reserved
3−1
I[2:0]
000b
This field defines the interrupt source in a given group (see Table 9−2). Bit-0 = 0 always; therefore, vector values
are offset by two.
7−4
G[3:0]
0x0
This field defines the interrupt group. I[2:0] and G[3:0] combine to produce the actual interrupt vector.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com