전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LMK02002 데이터시트(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
부품명 LMK02002
상세설명  Precision Clock Conditioner
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LMK02002 데이터시트(HTML) 13 Page - Texas Instruments

Back Button LMK02002 Datasheet HTML 9Page - Texas Instruments LMK02002 Datasheet HTML 10Page - Texas Instruments LMK02002 Datasheet HTML 11Page - Texas Instruments LMK02002 Datasheet HTML 12Page - Texas Instruments LMK02002 Datasheet HTML 13Page - Texas Instruments LMK02002 Datasheet HTML 14Page - Texas Instruments LMK02002 Datasheet HTML 15Page - Texas Instruments LMK02002 Datasheet HTML 16Page - Texas Instruments LMK02002 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
LMK02002
www.ti.com
SNAS418 – AUGUST 2007
DIV4
Digital Lock Detect Circuitry Mode
0
Not divided; Phase detector frequency
≤ 20 MHz (default)
1
Divided by 4; Phase detector frequency > 20 MHz
REGISTER R14
The LMK02002 requires register R14 to be programmed as shown in the register map (see Table 1).
PLL_R[11:0] -- R Divider Value
These bits program the PLL R Divider and are programmed in binary fashion.
PLL_R[11:0]
PLL R Divide Value
0
0
0
0
0
0
0
0
0
0
0
0
Invalid
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
1
0
2
.
.
.
.
.
.
.
.
.
.
.
.
...
0
0
0
0
0
0
0
0
1
0
1
0
10 (default)
.
.
.
.
.
.
.
.
.
.
.
.
...
1
1
1
1
1
1
1
1
1
1
1
1
4095
PLL_MUX[3:0] -- Multiplexer Control for LD Pin
These bits set the output mode of the LD pin. The table below lists several different modes.
PLL_MUX[3:0]
Output Type
LD Pin Function
0
Hi-Z
Disabled (default)
1
Push-Pull
Logic High
2
Push-Pull
Logic Low
3
Push-Pull
Digital Lock Detect (Active High)
4
Push-Pull
Digital Lock Detect (Active Low)
5
Push-Pull
Analog Lock Detect
6
Open Drain NMOS
Analog Lock Detect
7
Open Drain PMOS
Analog Lock Detect
8
Invalid
9
Push-Pull
N Divider Output/2 (50% Duty Cycle)
10
Invalid
11
Push-Pull
R Divider Output/2 (50% Duty Cycle)
12 to 15
Invalid
POWERDOWN bit -- Device Power Down
This bit can power down the device. Enabling this bit powers down the entire device and all blocks, regardless of
the state of any of the other bits or pins.
POWERDOWN bit
Mode
0
Normal Operation (default)
1
Entire Device Powered Down
EN_CLKout_Global bit -- Global Clock Output Enable
This bit overrides the individual CLKoutX_EN bits (See CLKoutX_EN bit -- Clock Output Enables). When this bit
is set to 0, all clock outputs are disabled, regardless of the state of any of the other bits or pins. See CLKout
OUTPUT STATES for more information on CLKout states.
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links: LMK02002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com