TAS3108DCPR datasheet(11/63 Pages) TI1

11 / 63 page

www.ti.com

3.8.1

2 channel I

2S Timing

SCLK

32 Clks

LRCLK (Note Reversed Phase)

Left Channel

24-Bit Mode

20-Bit Mode

16-Bit Mode

MSB

LSB

SCLK

32 Clks

Right Channel

MSB

LSB

2-Channel I2S (Philips Format) Stereo Input/Output

T0034-04

TAS3108, TAS3108IA

AUDIO DIGITAL SIGNAL PROCESSORS

SLES152B – OCTOBER 2005 – REVISED NOVEMBER 2007

Following a reset, ensure that the clock register (0x00) is written before performing volume, treble, or bass

updates.

Commands to reconfigure the SAP can be accompanied by mute and unmute commands for quiet

operation. However, care must be taken to ensure that the mute command has completed before the SAP

is commanded to reconfigure. Similarly, the TAS3108/TAS3108IA should not be commanded to unmute

until after the SAP has completed a reconfiguration. The reason for this is that an SAP configuration

change while a volume or bass or treble update is taking place can cause the update not to be completed

properly.

When the TAS3108/TAS3108IA is transmitting serial data, it uses the negative edge of SCLK to output a

new data bit. The TAS3108/TAS3108IA samples incoming serial data on the rising edge of SCLK. The

TAS3108/TAS3108IA only supports TDM, left justified, right justified, and I2S formats.

In 2 channel I2S timing, LRCLK is LOW when left channel data is transmitted and HIGH when right

channel data is transmitted. SCLK is a bit clock running at 64

× f

S, which clocks in each bit of the data.

There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on

the data lines. The data is written MSB first and is valid on the rising edge of the bit clock. The

TAS3108/TAS3108IA masks unused trailing data-bit positions.

Figure 3-2. I2S 64-fS Format

Submit Documentation Feedback

Physical Characteristics

Not Recommended for New Designs

TAS3108DCPR 데이터시트(PDF) 11 Page - Texas Instruments

TAS3108DCPR 데이터시트(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

데이터시트 다운로드

링크 URL