CS8414 datasheet(10/38 Pages) ETC

10 / 38 page

CS8413 CS8414

DS240F1

pulses are generated the first time that condition oc-

curs. If the status register is not read, further in-

stances of that same condition will not generate

another interrupt. ERF is the error flag bit and is set

when the ERF pin goes high. It is an OR’ing of the

errors listed in status register 2, bits 0 through 4,

AND’ed with their associated interrupt enable bits

in IEnable register 2.

SLIP is only valid when the audio port is in slave

mode (FSYNC and SCK are inputs to the CS8413).

This flag is set when an audio sample is dropped or

reread because the audio data output from the part

is at a different frequency than the data received

from the transmission line. CCHG is set when any

bit in channel status bytes 0 through 3, stored in the

buffer, changes from one block to the next. In buff-

er modes 0 and 1, only one channel of channel sta-

tus data is buffered, so CCHG is only affected by

that channel. (CS2/CS1 in CR1 selects which chan-

nel is buffered.) In buffer mode 2 both channels are

buffered, so both channels affect CCHG. This bit is

updated after each byte (0 to 3) is written to the

buffer. The two most significant bits in SR1,

CRCE/CRC1 and CSDIF/CRC2, are dual function

flags. In buffer modes 0 and 1, they are CRCE and

CSDIF, and in buffer mode 2, they are CRC1 and

CRC2. In buffer modes 0 and 1, the channel select-

ed by the CS2/CS1 bit is stored in RAM and CRCE

indicates that a CRC error occurred in that channel.

CSDIF is set if there is any difference between the

channel status bits of each channel. In buffer mode

2 channel status from both channels is buffered,

with CRC1 indicating a CRC error in channel 1 and

CRC2 indicating a CRC error in channel 2. CRCE,

CRC1, and CRC2 are updated at the block bound-

ary. Block boundary violations also cause CRC1,2

or CRCE to be set.

IEnable register 1, which occupies the same ad-

dress space as status register 1, contains interrupt

enable bits for all conditions in status register 1. A

“1” in a bit location enables the same bit location in

User Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

Left C. S.

Data

Auxiliary

Data

Last

20 Bytes

Channel

Status

Data

Status 1 / IEnable 1

C. S.

Data

Left

C. S.

Data

Right

C. S.

Data

1st Four

Bytes of

Right

C. S. Data

Memory Mode

Control Register 1

Control Register 2

Status 2 / IEnable 2

Figure 5. CS8413 Buffer Memory Map

SR1:

CSDIF:

CS different between sub-frames. Buffer modes 0 & 1

CRC2:

CRC Error - sub-frame 2. Buffer mode 2 only.

CRCE:

CRC Error - selected sub-frame. Buffer modes 0 & 1

CRC1:

CRC Error - sub-frame 1. Buffer mode 2 only.

CCHG:

Channel Status changed

SLIP:

Slipped an audio sample

ERF:

Error Flag. ORing of all errors in SR2.

FLAG2:

High for first four bytes of channel status

FLAG1:

Memory mode dependent - See Figure 11.

FLAG0:

High for last two bytes of user data.

IER1: Enables the corresponding bit in SR1.

A “1” enables the interrupt. A “0” masks the interrupt.

X:00

SR1.

CSDIF/

CRC2

CRCE/

CRC1

CCHG

SLIP

ERF FLAG2 FLAG1 FLAG0

IER1.

INTERRUPT ENABLE BITS FOR ABOVE

Figure 6. Status/IEnable Register 1

SR1:

CSDIF:

CS different between sub-frames. Buffer modes 0 & 1

CRC2:

CRC Error - sub-frame 2. Buffer mode 2 only.

CRCE:

CRC Error - selected sub-frame. Buffer modes 0 & 1

CRC1:

CRC Error - sub-frame 1. Buffer mode 2 only.

CCHG:

Channel Status changed

SLIP:

Slipped an audio sample

ERF:

Error Flag. ORing of all errors in SR2.

FLAG2:

High for first four bytes of channel status

FLAG1:

Memory mode dependent - See Figure 11.

FLAG0:

High for last two bytes of user data.

IER1: Enables the corresponding bit in SR1.

A “1” enables the interrupt. A “0” masks the interrupt.

X:00

SR1.

CSDIF/

CRC2

CRCE/

CRC1

CCHG

SLIP

ERF FLAG2 FLAG1 FLAG0

IER1.

INTERRUPT ENABLE BITS FOR ABOVE

CS8414 데이터시트(PDF) 10 Page - List of Unclassifed Manufacturers

CS8414 데이터시트(HTML) 10 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

데이터시트 다운로드

링크 URL