전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320C6472ECTZ 데이터시트(PDF) 154 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS320C6472ECTZ
상세설명  TMS320C6472 Fixed-Point Digital Signal Processor
PDF  269 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320C6472ECTZ 데이터시트(HTML) 154 Page - Texas Instruments

Back Button TMS320C6472ECTZ Datasheet HTML 150Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 151Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 152Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 153Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 154Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 155Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 156Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 157Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 158Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 269 page
background image
TMS320C6472
SPRS612G
– JUNE 2009 – REVISED JULY 2011
www.ti.com
7.8.3.3
PLL1 PLL Control Register (PLLCTL)
The PLL control register (PLLCTL) is shown in Figure 7-16 and described in Table 7-22.
31
16
Reserved
R-00 0001h
15
8
7
6
5
4
3
2
1
0
PLL
Reserved
Rsvd
Rsvd
Reserved
PLLRST
Rsvd
PLLEN
PWRDN
R-00 0001h
R/W-0
R-1
R/W-10
R/W-1
R-0
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 7-16. PLL Control Register (PLLCTL)
Table 7-22. PLL Control Register (PLLCTL) Field Descriptions(1)
Bit
Field
Value
Description
31:8
Reserved
Reserved. The reserved bit location is always read as 00 0001h. A value written to this field has no
effect.
7
Reserved
Reserved. Writes to this register must keep this bit as 0.
6
Reserved
Reserved. The reserved bit location is always read as 1. A value written to this field has no effect.
5:4
Reserved
Reserved. Writes to this register must always program these bits as 00.
3
PLLRST
PLL reset bit
0
PLL reset is released
1
PLL reset is asserted
2
Reserved
Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
1
PLLPWRDN
PLL power-down mode select bit
0
PLL is operational
1
PLL is placed in power-down state, i.e., all analog circuitry in the PLL is turned-off
0
PLLEN
PLL enable bit
0
Bypass mode. PLL is bypassed. All the system clocks (SYSCLKn) are divided down directly from
input reference clock (CLKIN1).
1
PLL mode. PLL is not bypassed. PLL output path is enabled. All the system clocks (SYSCLKn) are
divided down from PLL output.
(1)
The value of this register is changed by the ROM bootloader.
154
C64x+ Peripheral Information and Electrical Specifications
Copyright
© 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com