 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS570LS1114 데이터시트(PDF) 43 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS570LS1114 데이터시트(HTML) 43 Page - Texas Instruments |
|
|
43 / 169 page  Address Wait States Data Wait States RAM Address Wait States Data Wait States Flash (Main Memory) 0MHz 0MHz 0MHz 0MHz 50MHz 0 1 3 0 0 0 150MHz 2 150MHz 1 f HCLK(max) f HCLK(max) f HCLK(max) f HCLK(max) Data Wait States 0MHz 0 1 3 150MHz 2 f HCLK(max) Flash (Data Memory) 100MHz 50MHz 100MHz TMS570LS1114 www.ti.com SPNS188B – OCTOBER 2012 – REVISED FEBRUARY 2015 5.5 Switching Characteristics Over Recommended Operating Conditions for Clock Domains Table 5-1. Clock Domain Timing Specifications PARAMETER DESCRIPTION CONDITIONS MAX UNIT Pipeline mode 160 MHz enabled PGE Pipeline mode 50 MHz disabled fHCLK HCLK - System clock frequency Pipeline mode 180 MHz enabled ZWT Pipeline mode 50 MHz disabled fGCLK GCLK - CPU clock frequency fHCLK MHz fVCLK VCLK - Primary peripheral clock frequency 100 MHz VCLK2 - Secondary peripheral clock fVCLK2 100 MHz frequency VCLK3 - Secondary peripheral clock fVCLK3 100 MHz frequency VCLK4 - Secondary peripheral clock fVCLK4 150 MHz frequency VCLKA1 - Primary asynchronous fVCLKA1 100 MHz peripheral clock frequency VCLKA2 - Secondary asynchronous fVCLKA2 100 MHz peripheral clock frequency VCLKA3 - Primary asynchronous fVCLKA3 100 MHz peripheral clock frequency VCLKA4 - Secondary asynchronous fVCLKA4 100 MHz peripheral clock frequency fRTICLK RTICLK - clock frequency fVCLK MHz 5.6 Wait States Required Figure 5-1. Wait States Scheme As shown in the figure above, the TCM RAM can support program and data fetches at full CPU speed without any address or data wait states required. The TCM flash can support zero address and data wait states up to a CPU speed of 50 MHz in nonpipelined mode. The flash supports a maximum CPU clock speed of 160 MHz in pipelined mode for the PGE Package and 180 MHz for the ZWT package, with one address wait state and three data wait states. The flash wrapper defaults to non-pipelined mode with zero address wait state and one random-read data wait state. Copyright © 2012–2015, Texas Instruments Incorporated Specifications 43 Submit Documentation Feedback Product Folder Links: TMS570LS1114 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
