| 전자부품 데이터시트 검색엔진 |
|
TMS570LS1114 데이터시트(PDF) 117 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS570LS1114 데이터시트(HTML) 117 Page - Texas Instruments |
|
117 / 169 page ![]() TMS570LS1114 www.ti.com SPNS188B – OCTOBER 2012 – REVISED FEBRUARY 2015 Table 7-7. eCAPx Clock Enable Control ePWM Module Instance Control Register to Enable Clock Default Value eCAP1 PINMMR39[0] 1 eCAP2 PINMMR39[8] 1 eCAP3 PINMMR39[16] 1 eCAP4 PINMMR39[24] 1 eCAP5 PINMMR40[0] 1 eCAP6 PINMMR40[8] 1 The default value of the control registers to enable the clocks to the eCAPx modules is 1. This means that the VCLK4 clock connections to the eCAPx modules are enabled by default. The application can choose to gate off the VCLK4 clock to any eCAPx module individually by clearing the respective control register bit. 7.2.2 PWM Output Capability of eCAPx When not used in capture mode, each of the eCAPx modules can be used as a single-channel PWM output. This is called the auxiliary PWM (APWM) mode of operation of the eCAP modules. Refer to the eCAP chapter of the TMS570LS12x/11x Technical Reference Manual (SPNU515) for more information. 7.2.3 Input Connection to eCAPx Modules The input connection to each of the eCAP modules can be selected between a double-VCLK4- synchronized input or a double-VCLK4-synchronized and filtered input, as shown in Table 7-8. Table 7-8. Device-Level Input Connection to eCAPx Modules Input Signal Control for Double-Synchronized Connection to Control for Double-Synchronized and Filtered eCAPx Connection to eCAPx eCAP1 PINMMR43[0] = 1 PINMMR43[0] = 0 AND PINMMR43[1] = 1 eCAP2 PINMMR43[8] = 1 PINMMR43[8] = 0 AND PINMMR43[9] = 1 eCAP3 PINMMR43[16] = 1 PINMMR43[16] = 0 AND PINMMR43[17] = 1 eCAP4 PINMMR43[24] = 1 PINMMR43[24] = 0 AND PINMMR43[25] = 1 eCAP5 PINMMR44[0] = 1 PINMMR44[0] = 0 AND PINMMR44[1] = 1 eCAP6 PINMMR44[8] = 1 PINMMR44[8] = 0 AND PINMMR44[9] = 1 7.2.4 Enhanced Capture Module (eCAP) Timings Table 7-9. eCAPx Timing Requirements PARAMETER TEST CONDITIONS MIN MAX UNIT tw(CAP) Capture input pulse width Synchronous 2 tc(VCLK4) cycles Synchronous, with input 2 tc(VCLK4) + filter width cycles filter Table 7-10. eCAPx Switching Characteristics PARAMETER TEST CONDITIONS MIN MAX UNIT tw(APWM) Pulse duration, APWMx output high or low 20 ns Copyright © 2012–2015, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 117 Submit Documentation Feedback Product Folder Links: TMS570LS1114 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |