전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS570LS1114 데이터시트(PDF) 127 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS570LS1114
상세설명  16- and 32-Bit RISC Flash Microcontroller
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS570LS1114 데이터시트(HTML) 127 Page - Texas Instruments

Back Button TMS570LS1114 Datasheet HTML 123Page - Texas Instruments TMS570LS1114 Datasheet HTML 124Page - Texas Instruments TMS570LS1114 Datasheet HTML 125Page - Texas Instruments TMS570LS1114 Datasheet HTML 126Page - Texas Instruments TMS570LS1114 Datasheet HTML 127Page - Texas Instruments TMS570LS1114 Datasheet HTML 128Page - Texas Instruments TMS570LS1114 Datasheet HTML 129Page - Texas Instruments TMS570LS1114 Datasheet HTML 130Page - Texas Instruments TMS570LS1114 Datasheet HTML 131Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 169 page
background image
TMS570LS1114
www.ti.com
SPNS188B – OCTOBER 2012 – REVISED FEBRUARY 2015
Table 7-22. MibADC Operating Characteristics Over Full Ranges of Recommended Operating
Conditions(1)(2)
Parameter
Description/Conditions
MIN
Type
MAX
Unit
CR
Conversion range over ADREFHI - ADREFLO
3
5.5
V
which specified
accuracy is
maintained
ZSET
Zero Scale Offset
Difference between the first ideal transition
10-bit
1
LSB
(from code 000h to 001h) and the actual
mode
transition
12-bit
2
LSB
mode
FSET
Full Scale Offset
Difference between the range of the
10-bit
2
LSB
measured code transitions (from first to last)
mode
and the range of the ideal code transitions
12-bit
3
LSB
mode
EDNL
Differential
Difference between the actual step width and
10-bit
± 1.5
LSB
nonlinearity error
the ideal value. (See Figure 7-7)
mode
12-bit
± 2
LSB
mode
EINL
Integral nonlinearity
Maximum deviation from the best straight line
10-bit
± 2
LSB
error
through the MibADC. MibADC transfer
mode
characteristics, excluding the quantization
12-bit
± 2
LSB
error.
mode
ETOT
Total unadjusted error
Maximum value of the difference between an
10-bit
± 2
LSB
analog value and the ideal midstep value.
mode
12-bit
± 4
LSB
mode
(1)
1 LSB = (ADREFHI – ADREFLO)/ 2
12 for 12-bit mode
(2)
1 LSB = (ADREFHI – ADREFLO)/ 2
10 for 10-bit mode
Copyright © 2012–2015, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
127
Submit Documentation Feedback
Product Folder Links: TMS570LS1114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com