ADV7181BBCPZ datasheet(82/96 Pages) AD

82 / 96 page

ADV7181B

Rev. 0 | Page 82 of 96

Bits

Subaddress

Bit Description

210

Comments

Notes

Reserved

Set to default

SFL compatible with

ADV7190/ADV7191/

ADV7194 encoders

SFL_INV. Controls the behavior of

the PAL switch bit.

SFL compatible with

ADV717x/ADV7173x

encoders

0x41

Resample

Control

Reserved

Set to default

0x48

Gemstar

Control 1

GDECEL[15:8]. See the Comments

column.

0x49

Gemstar

Control 2

GDECEL[7:0]. See above.

GDECEL[15:0]. 16

individual enable bits that

select the lines of video

(even field Lines 10–25)

that the decoder checks

for Gemstar-compatible

data.

LSB = Line 10 MSB =

Line 25

Default = Do not

check for Gemstar-

compatible data on

any lines [10–25] in

even fields

0x4A

Gemstar

Control 3

GDECOL[15:8]. See the Comments

column.

0x4B

Gemstar

Control 4

GDECOL[7:0]. See above.

GDECOL[15:0]. 16

individual enable bits that

select the lines of video

(odd field Lines 10–25)

that the decoder checks

for Gemstar-compatible

data.

LSB = Line 10 MSB =

Line 25

Default = Do not

check for Gemstar-

compatible data on

any lines [10–25] in

odd fields

Split data into half byte

To avoid 00/FF code.

GDECAD. Controls the manner in

which decoded Gemstar data is

inserted into the horizontal blanking

period.

Output in straight 8-bit

format

0x4C

Gemstar

Control 5

Reserved

Undefined

Disable CTI

CTI_EN. CTI enable

Enable CTI

Disable CTI alpha blender

CTI_AB_EN. Enables the mixing of

the transient improved chroma with

the original signal.

Enable CTI alpha blender

Sharpest mixing

Sharp mixing

Smooth

CTI_AB[1:0]. Controls the behavior

of the alpha-blend circuitry.

Smoothest

Reserved

Set to default

Bypass the DNR block

DNR_EN. Enable or bypass the DNR

block.

Enable the DNR block

0x4D

CTI DNR

Control 1

Reserved

Set to default

0x4E

CTI DNR

Control 2

CTI_CTH[7:0]. Specifies how big the

amplitude step must be to be

steepened by the CTI block.

0x50

CTI DNR

Control 4

DNR_TH[7:0]. Specifies the

maximum edge that is interpreted

as noise and is therefore blanked.

0 0

Set to 0x04 for A/V input;

set to 0x0A for tuner input

ADV7181BBCPZ 데이터시트(PDF) 82 Page - Analog Devices

ADV7181BBCPZ 데이터시트(HTML) 82 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL