| 전자부품 데이터시트 검색엔진 |
|
ADV7181BBCPZ 데이터시트(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7181BBCPZ 데이터시트(HTML) 11 Page - Analog Devices |
|
11 / 96 page ![]() ADV7181B Rev. 0 | Page 11 of 96 Pin No. Mnemonic Type Function 21 XTAL1 O This pin should be connected to the 27 MHz crystal or left as a no connect if an external 3.3 V, 27 MHz clock oscillator source is used to clock the ADV7181B. In crystal mode, the crystal must be a fundamental crystal. 29 PWRDN I A logic low on this pin places the ADV7181B in a power-down mode. Refer to the I2C Register Maps section for more options on power-down modes for the ADV7181B. 30 ELPF I The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 44. 9 SFL O Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder. 41 REFOUT O Internal Voltage Reference Output. Refer to Figure 44 for a recommended capacitor network for this pin. 42 CML O The CML pin is a common-mode level for the internal ADCs. Refer to Figure 44 for a recommended capacitor network for this pin. 38, 39 CAPY1, CAPY2 I ADC’s Capacitor Network. Refer to Figure 44 for a recommended capacitor network for this pin. 44 CAPC2 I ADC’s Capacitor Network. Refer to Figure 44 for a recommended capacitor network for this pin. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |