AP0101CS datasheet(5/42 Pages) ONSEMI

5 / 42 page

AP0101CS/D Rev. 7, 1/16 EN

©Semiconductor Components Industries, LLC,2016.

AP0101CS HDR: Image Signal Processor (ISP)

System Interfaces

Figure 2:

Typical Configuration

Notes:

1. This typical configuration shows only one scenario out of multiple possible variations for this sen-

sor.

2. ON Semiconductor recommends a 1.5kresistor value for the two-wire serial interface RPULL-UP;

however, greater values may be used for slower transmission speed.

3. RESET_BAR has an internal pull-up resistor and can be left floating if not used.

4. The decoupling capacitors for the regulator input and output should have a value of 1.0uF. The

capacitors should be ceramic and need to have X5R or X7R dielectric.

5. TRST_BAR connects to GND for normal operation.

6. ON Semiconductor recommends that 0.1F and 1F decoupling capacitors for each power supply

are mounted as close as possible to the pin. Actual values and numbers may vary depending on lay-

out and design consideration

VDDIO_OTPM

LDO_OP4

VDD_REG4

VDDIO_S6

VDDIO _S

VDDIO _H

S ensor IO

pow er

Host IO

pow er

M_SCLK

M_SDATA

EXTCLK_OUT

RESET_BAR_OUT

FV_IN

LV_IN

PIXCLK _IN

DIN [11:0]

TRIGGER_OUT

VDD _REG FB _SENSE LDO_O P VDD _PLL

1.8V

(R egulator

IP )

VDD

1.2V (Regulator OP)

P ower up C ore and

PLL

GND_REG

FV_OUT

LV_OUT

PIXCLK_OUT

DOUT [15:0]

SCLK

SDATA

SADDR

EXTCLK

XTAL

SPI_CS_BAR

SPI_CLK

SPI_SDO

SPI_SDI

GPIO_1

TRST_BAR5

OT P M

Power

VDDIO_H6

GND

RPULL-UP

RESET_BAR3

GPIO_2

GPIO_3

GPIO_4

GPIO_5

FRAME_SYNC

STANDBY

Oscillator

AP0101CS 데이터시트(PDF) 5 Page - ON Semiconductor

AP0101CS 데이터시트(HTML) 5 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

데이터시트 다운로드

링크 URL