| 전자부품 데이터시트 검색엔진 |
|
ASX340AT 데이터시트(PDF) 39 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
ASX340AT 데이터시트(HTML) 39 Page - ON Semiconductor |
|
39 / 54 page ![]() ASX340AT www.onsemi.com 39 NOTE: All I/O circuitry shown above is for reference only. The actual implementation may be different. Figure 39. NTSC Block Pad VDD_DAC GND Pad Pad ESD ESD DAC_REF ESD DAC_POS DAC_NEG NTSC Block Resistor 2.35 kW Figure 40. Serial interface Pad Transmitter GND Receiver VDD_I0 SDATA Input/output Pad I/O Timing Digital Output By default, the ASX340AT launches pixel data, FV, and LV synchronously with the falling edge of PIXCLK. The expectation is that the user captures data, FV, and LV using the rising edge of PIXCLK. The timing diagram is shown in. As an option, the polarity of the PIXCLK can be inverted from the default by programming R0x0016[14]. EXTCLK PIXCLK DOUT [7:0] FRAME_VALID LINE_VALID t pixclkf_dout t pixclkf_fvlv Input Output Output Output t fvlv_su t fvlv_ho t dout_ho t dout_su t extclk_period Figure 41. Digital Output I/O Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |