전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AR0237CSSC12SPRA0-DR 데이터시트(PDF) 7 Page - ON Semiconductor

부품명 AR0237CSSC12SPRA0-DR
상세설명  1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0237CSSC12SPRA0-DR 데이터시트(HTML) 7 Page - ON Semiconductor

Back Button AR0237CSSC12SPRA0-DR Datasheet HTML 3Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 4Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 5Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 6Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 7Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 8Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 9Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 10Page - ON Semiconductor AR0237CSSC12SPRA0-DR Datasheet HTML 11Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 38 page
background image
AR0237CS/D Rev. 4, 6/16 EN
7
©Semiconductor Components Industries, LLC, 2016.
AR0237CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor
Functional Overview
high dynamic range mode of operation where two images and taken using different
exposures. These images are output in from the sensor and the ISP must combine them
into one high dynamic range image.
Figure 2:
Typical Configuration: Serial Four-Lane HiSPi Interface
Notes:
1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of 1.5k, but a greater value may be used for
slower two-wire speed.
3. The parallel interface output pads can be left unconnected if the serial output interface is used.
4. ON Semiconductor recommends that 0.1F and 10F decoupling capacitors for each power supply
are mounted as close as possible to the pad. Actual values and results may vary depending on lay-
out and design considerations. Refer to the AR0237 demo headboard schematics for circuit recom-
mendations.
5. ON Semiconductor recommends that analog power planes are placed in a manner such that cou-
pling with the digital power planes is minimized.
6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
VDD_IO
VDD_SLVS
VDD_PLL
VDD
VAA
VDD
VAA
VAA_PIX
Master clock
(6–48 MHz)
SDATA
SCLK
RESET_BAR
TEST
EXTCLK
DGND
AGND
Digital
ground
Analog
ground
Digital
Core
power1
HiSPi
power1
Analog
power1
To
controller
From
controller
VDD_IO
VDD_PLL
PLL
power1
Digital
I/O
power1
Analog
power1
VAA_PIX
SLVSC_N
SLVSC_P
SLVS0_P
SLVS0_N
SLVS1_P
SLVS1_N
SLVS2_P
SLVS2_N
SLVS3_P
SLVS3_N
TRIGGER
OE_BAR
SADDR
SHUTTER
FLASH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com