전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320LC2401AVFS 데이터시트(PDF) 108 Page - Texas Instruments

부품명 TMS320LC2401AVFS
상세설명  DSP CONTROLLERS
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320LC2401AVFS 데이터시트(HTML) 108 Page - Texas Instruments

Back Button TMS320LC2401AVFS Datasheet HTML 104Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 105Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 106Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 107Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 108Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 109Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 110Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 111Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 112Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 134 page
background image
TMS320LF2407A,TMS320LF2406A, TMS320LF2403A, TMS320LF2402A
TMS320LC2406A, TMS320LC2404A, TMS320LC2403A, TMS320LC2402A
DSP CONTROLLERS
SPRS145K − JULY 2000 − REVISED AUGUST 2005
108
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
10-bit analog-to-digital converter (ADC) (continued)
operating characteristics over recommended operating condition ranges†
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
VCCA = 3.3 V
10
15
mA
ICCA
Analog supply current
VCCA = VREFHI = 3.3 V
PLL or OSC power
down
1
µA
IADREFHI
VREFHI input current
0.75
1.5
mA
IADCIN
Analog input leakage
1
µA
C
Analog input capacitance
Typical capacitive load on
Non-sampling
10
pF
Cai
Analog input capacitance
Typical capacitive load on
analog input pin
Sampling
30
pF
td(PU)
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
µs
ZAI
Analog input source impedance
Analog input source impedance needed for
conversions to remain within specifications at min
tw(SH)
53
10
Ω
Zero-offset error
"2
LSB
† Absolute resolution = 3.22 mV. At VREFHI = 3.3 V and VREFLO = 0 V, this is one LSB. As VREFHI decreases, VREFLO increases, or both, the LSB
size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
EDNL and EINL
PARAMETER
DESCRIPTION
CLKOUT
MIN
MAX
UNIT
EDNL‡
Differential nonlinearity error
Difference between the actual step width
and the ideal value
30 MHz
"2
LSB
EINL‡
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
30 MHz
"2
LSB
‡ Test conditions: VREFHI = VCCA , VREFLO = VSSA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com