전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320LC2401AVFS 데이터시트(PDF) 109 Page - Texas Instruments

부품명 TMS320LC2401AVFS
상세설명  DSP CONTROLLERS
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320LC2401AVFS 데이터시트(HTML) 109 Page - Texas Instruments

Back Button TMS320LC2401AVFS Datasheet HTML 105Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 106Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 107Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 108Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 109Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 110Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 111Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 112Page - Texas Instruments TMS320LC2401AVFS Datasheet HTML 113Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 134 page
background image
TMS320LF2407A,TMS320LF2406A, TMS320LF2403A, TMS320LF2402A
TMS320LC2406A, TMS320LC2404A, TMS320LC2403A, TMS320LC2402A
DSP CONTROLLERS
SPRS145K − JULY 2000 − REVISED AUGUST 2005
109
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
10-bit analog-to-digital converter (ADC) (continued)
internal ADC module timing† (see Figure 51)
MIN
MAX
UNIT
t
C l ti
ADC
l d l k
33 3
tc(AD)
Cycle time, ADC prescaled clock
33.3
ns
Pulse duration total sample/hold and
tw(SHC)
Pulse duration, total sample/hold and
i
ti
‡
500
ns
tw(SHC)
conversion time‡
500
ns
td(SOC-SH)
Delay time, start of conversion to beginning of sample and hold
2tc(CO)
ns
tw(SH)
Pulse duration, sample and hold time
2tc(AD)§
32tc(AD)
ns
tw(C)
Pulse duration, total conversion time
10tc(AD)
ns
td(EOC)
Delay time, end of conversion to data loaded into result register
2tc(CO)
ns
td(ADCINT)
Delay time, ADC flag to ADC interrupt
2tc(CO)
ns
† The ADC timing diagram represents a typical conversion sequence. See the ADC chapter in the TMS320LF/LC240xA DSP Controllers Reference
Guide: System and Peripherals (literature number SPRU357) for more details.
‡ The total sample/hold and conversion time is determined by the summation of td(SOC-SH), tw(SH), tw(C), and td(EOC).
§ Can be varied by ACQ Prescaler bits in the ADCTRL1 register
0
3
2
4
51
tw(C)
6
7
8
tc(AD)
ADC Clock
Analog Input
Bit Converted
td(SOC−SH)
EOC/Convert
Internal Start/
Sample Hold
Start of Convert
XFR to RESULTn
tw(SHC)
td(EOC)
9
tw(SH)
td(ADCINT)
ADC Interrupt
Figure 51. Analog-to-Digital Internal Module Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com