| 전자부품 데이터시트 검색엔진 |
|
ST92185B1 데이터시트(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92185B1 데이터시트(HTML) 86 Page - STMicroelectronics |
|
86 / 178 page ![]() 86/178 ST92185B - DISPLAY STORAGE RAM INTERFACE TDSRAM (Cont’d) 7.3.3 Initialisation 7.3.3.1 Clock Initialisation Before initialising the TRI, first initialise the pixel clock. Refer to the Application Examples in the OSD chapter and to the RCCU chapter for a de- scription of the clock control registers. 7.3.3.2 TRI Initialisation It is recommended to wait for a stable clock issued from the Pixel frequency multiplier before enabling the TDSRAM interface. Use the CONFIG register to initialise and start the TRI. Note: The DON bit can only be changed while GEN=0 Example: spp #0x26 ld config, #0x02 ; DON,GEN=0 or config, #0x01 ; set GEN=1 During and after a reset, the TDSRAM interface is forced into its "disable" mode where the sequencer is forced into its idle state. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |