 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST92185B1 데이터시트(PDF) 87 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92185B1 데이터시트(HTML) 87 Page - STMicroelectronics |
|
|
87 / 178 page  87/178 ST92185B - DISPLAY STORAGE RAM INTERFACE TDSRAM (Cont’d) 7.3.4 Register Description RAM INTERFACE CONFIGURATION REGIS- TER (CONFIG ) R252 - Read/Write Register Page: 38 Reset Value: 0000 0010 (02h) Bit 7:2 = Reserved, keep in reset state. Bit 1 = DON: Display ON/OFF. 0: No display reading allowed (display slot com- pletely used for CPU access). 1: Display reading enabled during the respective access slot. Note: DON can be changed only when the TRI is off (GEN = 0). < Bit 0 = GEN: RAM Interface General Enable. 0: TRI off. Display reading and CPU accesses are not allowed. When GEN=0, the Automatic Wait Cycle insertion, while trying to access the TDSRAM, is disabled. 1: TRI on. 70 0 0 0 0 0 0 DON GEN |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
