CS8405 datasheet(30/36 Pages) CIRRUS

30 / 36 page

CS8405A

DS469PP4

12. APPLICATIONS

12.1

Reset, Power Down and Start-up

When RST is low, the CS8405A enters a low pow-

er mode and all internal states are reset, including

the control port and registers, and the outputs are

disabled. When RST is high, the control port be-

comes operational and the desired settings should

be loaded into the control registers. Writing a 1 to

the RUN bit will then cause the part to leave the

low power state and begin operation.

12.2

ID Code and Revision Code

The CS8405A has a register that contains a four-bit

code to indicate that the addressed device is a

CS8405A. This is useful when other CS84XX fam-

ily members are resident in the same or similar sys-

tems, allowing common software modules.

The CS8405A four-bit revision level code is also

available. This allows the software driver for the

CS8405A to identify which revision of the device

is in a particular system, and modify its behavior

accordingly. To allow for future revisions, it is

strongly recommended that the revision code is

read into a variable area within the microcontroller,

and used wherever appropriate as revision details

become known.

12.3

Power Supply, Grounding, and PCB

layout

The CS8405A operates from a +5V supply. It may

also be operated with VD+ at +5V and the other

VL+ pins at +3.3 V. Follow normal supply decou-

pling practices, see Figure 5. The VL+ supplies

should be decoupled with a 0.1

µF capacitor to

DGND to minimize AES3 transmitter induced

transients.

Extensive use of power and ground planes, ground

plane fill in unused areas and surface mount decou-

pling capacitors are recommended. Decoupling ca-

pacitors should be mounted on the same side of the

board as the CS8405A to minimize inductance ef-

fects, and all decoupling capacitors should be as

close to the CS8405A as possible.

12.4

Synchronization of Multiple

CS8405As

The AES3 transmitters of multiple CS8405As can

be synchronized if all devices share the same mas-

ter clock, TCBL, and RST signals and all exit the

reset state on the same master clock falling edge.

The TCBL pin is used to synchronize multiple

CS8405A AES3 transmitters at the channel status

block boundaries. One CS8405A must have its

TCBL set to master; the others must be set to slave

TCBL. Alternatively, TCBL can be derived from

external logic, whereby all CS8405A devices

should be set to slave TCBL.

CS8405 데이터시트(PDF) 30 Page - Cirrus Logic

CS8405 데이터시트(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

데이터시트 다운로드

링크 URL