| 전자부품 데이터시트 검색엔진 |
|
MCP39F521 데이터시트(PDF) 30 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP39F521 데이터시트(HTML) 30 Page - Microchip Technology |
|
30 / 52 page ![]() MCP39F521 DS20005442A-page 30 2015 Microchip Technology Inc. 6.2 Address Pointer Register This unsigned 16-bit register contains the address to which all read and write instructions occur. This register is only written through the Set Address Pointer command and is otherwise outside the writable range of register addresses. 6.3 System Status Register The System Status register is a read-only register and can be used to detect the various states of pin levels as defined below. REGISTER 6-1: SYSTEM STATUS REGISTER U-0 U-0 U-0 U-0 U-0 R-x U-0 U-0 — — — — — EVENT — — bit 15 bit 8 U-0 U-0 R-x R-x R-x R-x R-x R-x — —SIGN_PR SIGN_PA OVERPOW OVERCUR VSURGE VSAG bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented : Read as ‘0’ bit 11 Unimplemented : Read as ‘0’ bit 10 EVENT: State of Event Detection algorithm. This bit is latched and must be cleared. 1 = Event has occurred 0 = Event has not occurred bit 9-8 Unimplemented : Read as ‘0’ bit 7-6 Unimplemented : Read as ‘0’ bit 5 SIGN_PR: Sign of Reactive Power 1 = Reactive Power is positive, inductive and is in quadrants 1,2 0 = Reactive Power is negative, is capacitive and is in quadrants 3,4 bit 4 SIGN_PA: Sign of Active Power (import/export sign of active power) 1 = Active Power is positive (import) and is in quadrants 1,4 0 = Active Power is negative (export) and is in quadrants 2,3 bit 3 OVERPOW: State of Over Power detection algorithm 1 = Over Power threshold has been broken 0 = Over Power threshold has not been broken bit 2 OVERCUR: State of the Over Current detection algorithm 1 = Over Current threshold has been broken 0 = Over Current threshold has not been broken bit 1 VSURGE: State of Voltage Surge Detection algorithm. This bit is latched and must be cleared. 1 = Surge threshold has been broken 0 = Surge threshold has not been broken bit 0 VSAG: State of Voltage Sag Detection algorithm. This bit is latched and must be cleared. 1 = Sag threshold has been broken 0 = Sag threshold has not been broken |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |