전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS8412 데이터시트(PDF) 20 Page - Cirrus Logic

부품명 CS8412
상세설명  DIGITAL AUDIO INTER FACE RECEIVER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8412 데이터시트(HTML) 20 Page - Cirrus Logic

Back Button CS8412 Datasheet HTML 16Page - Cirrus Logic CS8412 Datasheet HTML 17Page - Cirrus Logic CS8412 Datasheet HTML 18Page - Cirrus Logic CS8412 Datasheet HTML 19Page - Cirrus Logic CS8412 Datasheet HTML 20Page - Cirrus Logic CS8412 Datasheet HTML 21Page - Cirrus Logic CS8412 Datasheet HTML 22Page - Cirrus Logic CS8412 Datasheet HTML 23Page - Cirrus Logic CS8412 Datasheet HTML 24Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 38 page
background image
CS8411 CS8412
20
DS61F1
PIN DESCRIPTIONS: CS8411
Power Supply Connections
VD+ - Positive Digital Power, PIN 7.
Positive supply for the digital section. Nominally +5 volts.
VA+ - Positive Analog Power, PIN 22.
Positive supply for the analog section. Nominally +5 volts. This supply should be as quiet as
possible since noise on this pin will directly affect the jitter performance of the recovered
clock.
DGND - Digital Ground, PIN 8.
Ground for the digital section. DGND should be connected to same ground as AGND.
AGND - Analog Ground, PIN 21.
Ground for the analog section. AGND should be connected to same ground as DGND.
Audio Output Interface
SCK - Serial Clock, PIN 12.
Serial clock for SDATA pin which can be configured (via control register 2) as an input or
output, and can sample data on the rising or falling edge. As an input, SCK must contain 32
clocks for every audio sample in all normal audio serial port formats.
1
2
3
4
5
6
7
821
22
23
24
25
26
27
28
DATA BUS BIT 1
DATA BUS BIT 0
SERIAL OUTPUT DATA
ERROR FLAG
CHIP SELECT
READ/WRITE SELECT
ANALOG POWER
ANALOG GROUND
DGND
VD+
D7
D6
D5
D4
D3
D2
9
10
11
12
17
18
19
20
FILTER
MASTER CLOCK
ADDRESS BUS BIT 0
ADDRESS BUS BIT 1
SCK
FSYNC
RXN
RXP
13
14
15
16
ADDRESS BUS BIT 2
ADDRESS BUS BIT 3
INT
A4/FCK
D1
D0
SDATA
ERF
CS
RD/WR
VA+
AGND
FILT
MCK
A0
A1
A2
A3
DIGITAL GROUND
DIGITAL POWER
DATA BUS BIT 7
DATA BUS BIT 6
DATA BUS BIT 5
DATA BUS BIT 4
DATA BUS BIT 3
DATA BUS BIT 2
SERIAL DATA CLOCK
FRAME SYNC
RECEIVE NEGATIVE
RECEIVE POSITIVE
INTERRUPT
ADD BUS BIT 4 / FCLOCK
CS8411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com