| 전자부품 데이터시트 검색엔진 |
|
XRT8001IP 데이터시트(PDF) 3 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT8001IP 데이터시트(HTML) 3 Page - Exar Corporation |
|
3 / 48 page ![]() XRT8001 3 Rev. 1.01 1 2 3 4 5 6 7 9 8 10 11 12 13 14 15 16 18 17 XRT8001 SDO SYNC FIN GND GND CLK1 VCC MSB GND VCC LOCKDET VCC CLK2 GND VCC SDI CS SCLK Figure 3. XRT8001 PIN OUT PIN DESCRIPTION Pin # Name Type Description 1 SDO O Serial Data Output from the Microprocessor Serial Interface This pin will serially output the contents of the specified Command Register, during “Read” Operations. The data, on this pin, will be updated on the falling edge of the SCLK input signal. This pin will be tri- stated upon completion of data transfer. 2 SYNC O Sync Output - The XRT8001 will typically output an 8kHz clock signal via this output pin. However, when the XRT8001 is operating in the “High Speed - Reverse” Mode, then this device will simply output a 64kHz clock signal. 3 FIN I Reference Clock Input - The Reference Timing signal (from which the CLK1 and CLK2 output signals are derived) is to be input via this pin. 4 GND - Digital Ground 5 GND - Digital Ground 6 CLK1 O Clock Output 1 - The XRT8001 will drive the desired “synthesized” signal via this output pin. This output signal will have a 50+5% duty cycle. Note: This output pin is tri-stated unless the “CLK1EN” bit-field (within Command Register CR4) has been set to “1”. 7 V CC - Digital Power Supply |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |