전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DM9102AT 데이터시트(PDF) 28 Page - List of Unclassifed Manufacturers

부품명 DM9102AT
상세설명  Single Chip Fast Ethernet NIC controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

DM9102AT 데이터시트(HTML) 28 Page - List of Unclassifed Manufacturers

Back Button DM9102AT Datasheet HTML 24Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 25Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 26Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 27Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 28Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 29Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 30Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 31Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 32Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 77 page
background image
DM9102A
Single Chip Fast Ethernet NIC controller
28
Final
Version: DM9102A-DS-F03
August 28, 2000
5. Transmit Descriptor Base Address (CR4)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
Bit
Name
Default
Description
31:0
TDBA
00000000h,
RW
Transmit Descriptor Base Address
This register defines base address of transmit descriptor-chain. The transmit
descriptor- polling command after
CR4 is set will make DM9102A to fetch the descriptor at the Base-Address.
6. Network Status Report Register (CR5)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
987
6
54
3
2
1
0
Bit
Name
Default
Description
25:23
SBEB
000,RO
System Bus Error Bits
These bits are read only and used to indicate the type of system bus fetal error. Valid
only when System Bus Error is set. The mapping bits are shown below.
Bit25
Bit24
Bit23
Bus Error Type
0
0
0
Parity error
0
0
1
Master abort
0
1
0
Slave abort
0
1
1
Reserved
1
X
X
Reserved
22:20
TXPS
000,RO
Transmit Process State
These bits are read only and used to indicate the state of transmit process.
The mapping table is shown below.
Bit22 Bit21 Bit20
Process State
0
0
0
Transmit process stopped
0
0
1
Fetch transmit descriptor
0
1
0
Move Setup Frame from the host memory
0
1
1
Move data from host memory to transmit FIFO
1
0
0
Close descriptor by clearing owner bit of descriptor
1
0
1
Waiting end of transmit
1
1
0
Transmit end and Close descriptor by writing status
1
1
1
Transmit process suspend
19:17
RXPS
000,RO
Receive Process State
These bits are read only and used to indicate the state of receive process. The
mapping table is shown below.
Bit19 Bit18 Bit17
Process State
0
0
0
Receive process stopped
0
0
1
Fetch receive descriptor
0
1
0
Waiting for receive packet under buffer available
0
1
1
Move data from receive FIFO to host memory



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com