DM9102AT datasheet(37/77 Pages) ETC

37 / 77 page

DM9102A

Single Chip Fast Ethernet NIC controller

Final

Version: DM9102A-DS-F03

August 28, 2000

24:22

ERIT

000,RW

Early Receive Interrupt Threshold

These three bits determine the threshold of the received packet data from RX FIFO

to host memory.

bit24

bit 23

bit22

threshold (percentage)

Disable

12.5%

25.0%

37.5%

50.0%

62.5%

75.0%

87.5%

21:16

FIFOT

000000

,RW

RX FIFO flow control threshold option

The value of bit21~16 determine the threshold of RX FIFO overflow when in flow

control mode. The exact threshold is 32bytes multiplied by this value.

TXPM

0,RW

Transmit pause packet condition control

1 = Indicate Transmit pause packet either CR15<11> or CR15<12> is set.

0 = Indicate Transmit pause packet both CR15<11> and CR15<12> are set.

TXP0

0,RW

Transmit pause packet

Set to Transmit pause packet with pause timer = 0000h

TXPF

0,RW

Transmit pause packet

Set to Transmit pause packet with pause timer = FFFFh, this bit will be cleared if

packet had transmitted.

TXPE1

0,RW

Transmit pause packet enable

Set to enable Transmit pause packet if descriptor unavailable

TXPE2

0.RW

Transmit pause packet enable

Set to enable Transmit pause packet with time = FFFFh if FIFO near overflow, or

with time = 0000h if FIFO empty.

FLCE

0,RW

Flow Control Enable

Set to enable the decode of the pause packet.

RXPS

0,R/C

The latched status of the decode of the pause packet.

Reserved

0,RO

Reserved.

RXPCS

0,RO

Of the decode of the pause packet.

VLAN

0,RW

VLAN Capability Enable

It is set to enable the VLAN mode.

TWDR

0,RW

Time Interval of Watchdog Release

This bit is used to select the time interval between receive Watchdog timer

expiration until re-enabling of the receive channel. When this bit is set, the time

interval is 40~48 bits time. When this bit is reset, it is 16~24 bits time.

TWDE

0,RW

Watchdog Timer Disable

When set, the Watchdog Timer is disabled. Otherwise it is enabled.

Reserved

0,RO

Reserved

DM9102AT 데이터시트(PDF) 37 Page - List of Unclassifed Manufacturers

DM9102AT 데이터시트(HTML) 37 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL