| 전자부품 데이터시트 검색엔진 |
|
8P34S2108NLGI 데이터시트(PDF) 12 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
8P34S2108NLGI 데이터시트(HTML) 12 Page - Integrated Device Technology |
|
12 / 20 page ![]() 12 ©2016 Integrated Device Technology, Inc. October 20, 2016 8P34S2108 Datasheet 1.8V Differential Clock Input Interface The CLK /nCLK accepts LVDS, LVPECL and other differential signals. The differential input signal must meet both the VPP and VCMR input requirements. Figure 4 to Figure 6 show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements. Figure 4. Differential Input Driven by an LVDS Driver - DC Coupling Figure 5. Differential Input Driven by an LVDS Driver - AC Coupling Figure 6. Differential Input Driven by an LVPECL Driver - AC Coupling |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |