전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM7345 데이터시트(PDF) 34 Page - PMC-Sierra, Inc

부품명 PM7345
상세설명  SATURN USER-NETWORK INTERFACE FOR ATM PLESIOCHRONOUS DIGITAL HIERARCHY DATACOM
PDF  306 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7345 데이터시트(HTML) 34 Page - PMC-Sierra, Inc

Back Button PM7345 Datasheet HTML 30Page - PMC-Sierra, Inc PM7345 Datasheet HTML 31Page - PMC-Sierra, Inc PM7345 Datasheet HTML 32Page - PMC-Sierra, Inc PM7345 Datasheet HTML 33Page - PMC-Sierra, Inc PM7345 Datasheet HTML 34Page - PMC-Sierra, Inc PM7345 Datasheet HTML 35Page - PMC-Sierra, Inc PM7345 Datasheet HTML 36Page - PMC-Sierra, Inc PM7345 Datasheet HTML 37Page - PMC-Sierra, Inc PM7345 Datasheet HTML 38Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 306 page
background image
PM7345 S/UNI-PDH
DATA SHEET
PMC-931011
ISSUE 6
SATURN USER-NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
20
RPOHFP
Output
82
80
Receive PLCP Overhead Frame Position
(RPOHFP). RPOHFP locates the individual PLCP
path overhead bits in the receive overhead data
stream, RPOH. RPOHFP is logic 1 while bit 1 (the
most significant bit) of the path user channel octet
(F1)is present in the RPOH stream. RPOHFP is
updated on the falling edge of RPOHCLK.
RDLSIG
Output
89
n/a
Receive Data Link Signal (RDLSIG). In DS3
mode, RDLSIG contains the Path Maintenance
Data Link signal from the received C-bit Parity DS3
stream. RDLSIG is not affected by the RNETOP bit
in the S/UNI-PDH Data Link and FERF Control
register while in DS3 mode. In E3 G.832 mode,
RDLSIG contains the NR or GC data link signal, as
selected by the RNETOP bit, from the received E3
G.832 stream. In E3 G.751 mode, RDLSIG
contains the National Use bit from the received
G.751 E3 stream if the RNETOP bit is logic one.
RDLSIG is updated on the falling edge of RDLCLK.
RDLCLK
Output
88
n/a
Receive Data Link Clock (RDLCLK). RDLCLK is
active when a DS3 or E3 G.832 stream is being
processed. With an E3 G.751 stream, the RNETOP
bit in the S/UNI-PDH Data Link and FERF Control
register must be set to logic one for RDLCLK to be
active.
RCELL
Output
49
53
Receive Cell Indication (RCELL). RCELL pulses
once for every cell received. RCELL is updated
using timing derived from the receive input clock
(RCLK) and is active for a minimum of 8 RCLK
periods. RCELL is forced to logic 0 when in the
FIFO bypass mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com