| 전자부품 데이터시트 검색엔진 |
|
PM7345 데이터시트(PDF) 39 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7345 데이터시트(HTML) 39 Page - PMC-Sierra, Inc |
|
39 / 306 page ![]() PM7345 S/UNI-PDH DATA SHEET PMC-931011 ISSUE 6 SATURN USER-NETWORK INTERFACE PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 25 REOC/ OOF Tristate 54 56 Receive End of Cell (REOC). REOC is asserted when the 53rd octet of the 53 octet cell is being read from the receive FIFO. RSOC is tristatable in the 100-pin PQFP package when TSEN is logic 1. It is forced tristate while FRDB is high and the receive FIFO is not bypassed (when SYFIFOB is logic 1), or while RRDENB is sampled high by the rising edge of RFCLK (when SYFIFOB is logic 0). The RSOC logic value is driven on the pin while FRDB is low (asynchronous FIFO interface) or while RRDENB is sampled logic 0 (synchronous interface). REOC is updated on the rising edge of FRDB or RFCLK. PLCP Out of Frame (OOF). OOF is asserted while the PLCP receiver is in an out of frame state. OOF may be used to indicate the valid/invalid status of the FRDATA[7:0] octets to a higher layer processing entity while the receive FIFO is bypassed. OOF is updated on the falling edge of FRCLK. The REOC/OOF pin function selection is controlled by the FIFOBP bit in the S/UNI-PDH Configuration Register. FRDATA[7] FRDATA[6] FRDATA[5] FRDATA[4] FRDATA[3] FRDATA[2] FRDATA[1] FRDATA[0] Tristate Tristate Tristate Tristate Tristate Tristate Tristate Tristate 68 67 66 65 59 58 57 56 69 68 67 66 61 60 59 58 Receive FIFO Data (FRDATA[7:0]). FRDATA[7:0] contains the cell octet that is read from the receive FIFO. The FRDATA[7:0] bus is tristatable in the 100- pin PQFP package when TSEN is logic 1. FRDATA[7:0] is forced tristate while FRDB is high and the receive FIFO is not bypassed (when SYFIFOB is logic 1), or while RRDENB is sampled high by the rising edge of RFCLK (when SYFIFOB is logic 0). The octet read from the receive FIFO is driven on the FRDATA[7:0] bus while FRDB is low (asynchronous FIFO interface) or while RRDENB is sampled logic 0 (synchronous interface). FRDATA[7:0] is updated on the falling edge of FRCLK when the receive FIFO is bypassed. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |