전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F401CBU6 데이터시트(PDF) 98 Page - STMicroelectronics

부품명 STM32F401CBU6
상세설명  ARM Cortex-M4 32b MCUFPU, 105 DMIPS, 256KB Flash/64KB RAM, 11 TIMs, 1 ADC, 11 comm. interfaces
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F401CBU6 데이터시트(HTML) 98 Page - STMicroelectronics

Back Button STM32F401CBU6 Datasheet HTML 94Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 95Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 96Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 97Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 98Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 99Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 100Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 101Page - STMicroelectronics STM32F401CBU6 Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 135 page
background image
DocID024738 Rev 6
98/135
STM32F401xB STM32F401xC
Electrical characteristics
113
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 61 for the SPI interface are
derived from tests performed under the ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 14, with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 10
Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5VDD
Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO for SPI).
Table 61. SPI dynamic characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode, SPI1/4,
2.7 V < VDD <3.6 V
--
42
MHz
Slave mode, SPI1/4,
2.7 V < VDD <3.6 V
42
Slave transmitter/full-duplex mode,
SPI1/4, 2.7 V < VDD <3.6 V
38(2)
Master mode, SPI1/2/3/4,
1.7 V < VDD <3.6 V
21
Slave mode, SPI1/2/3/4,
1.7 V < VDD <3.6 V
21
Duty(SCK)
Duty cycle of SPI clock
frequency
Slave mode
30
50
70
%
tw(SCKH)
tw(SCKL)
SCK high and low time Master mode, SPI presc = 2
TPCLK−1.5
TPCLK
TPCLK+1.5
ns
tsu(NSS)
NSS setup time
Slave mode, SPI presc = 2
4TPCLK
--
ns
th(NSS)
NSS hold time
Slave mode, SPI presc = 2
2TPCLK
--
ns
tsu(MI)
Data input setup time
Master mode
0
-
-
ns
tsu(SI)
Slave mode
2.5
-
-
ns
th(MI)
Data input hold time
Master mode
6
-
-
ns
th(SI)
Slave mode
2.5
-
-
ns
ta(SO)
Data output access time Slave mode
9
-
20
ns
tdis(SO)
Data output disable time Slave mode
8
-
13
ns
tv(SO)
Data output valid time
Slave mode (after enable edge),
2.7 V < VDD < 3.6 V
-9.5
13
ns
Slave mode (after enable edge),
1.7 V < VDD < 3.6 V
-9.5
17
ns
th(SO)
Data output hold time
Slave mode (after enable edge),
2.7 V < VDD < 3.6 V
5.5
-
-
ns
Slave mode (after enable edge),
1.7 V < VDD < 3.6 V
3.5
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com