| 전자부품 데이터시트 검색엔진 |
|
USB84604 데이터시트(PDF) 39 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB84604 데이터시트(HTML) 39 Page - Microchip Technology |
|
39 / 61 page ![]() 2014-2016 Microchip Technology Inc. DS60001295C-page 39 USB84604 8.5 Link Power Management (LPM) The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states per the USB 2.0 Link Power Management Addendum. These supported LPM states offer low transitional latencies in the tens of microsec- onds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1. For additional information, refer to the USB 2.0 Link Power Management Adden- dum. 8.6 Suspend (SUSPEND) When enabled, the SUSPEND signal can be used to indicate that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification [ 2]. Selective suspend set by the host on downstream hub ports have no effect on this signal because there is no requirement to reduce current consumption from the upstream VBUS. Suspend can be used by the system to monitor and dynamically adjust how much current the PMIC draws from VBUS to charge the battery in the system during a USB session. Because it is a level indication, it will assert or negate to reflect the current status of suspend without any interaction through the SMBus. A negation of this signal indicates no level suspend interrupt and device has been configured by the USB Host. The full configured current can be drawn from the USB VBUS pin on the USB connector for charging - up to 500 mA - depending on descriptor settings. When asserted, this signal indicates a suspend interrupt or that the device has not yet been con- figured by USB Host. The current draw can be limited by the system according to the USB specification. The USB spec- ification limits current to 100 mA before configuration, and up to 12.5 mA in USB suspend mode. TABLE 8-1: LPM STATE DEFINITIONS State Description Entry/Exit Time to L0 L2 Suspend Entry: ~3 ms Exit: ~2 ms L1 Sleep Entry: ~65 µs Exit: ~100 µs L0 Fully Enabled (On) - Note: State change timing is approximate and is measured by change in power consumption. Note: System clocks are stopped only in suspend mode or when power is removed from the device. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |