LAN89730 datasheet(54/218 Pages) MICROCHIP

54 / 218 page

LAN89730

DS60001348A-page 54

 2013-2015 Microchip Technology Inc.

4.4.2.2

TX Data Format

The TX data section begins at the third DWORD in the TX buffer (after TX Command A and TX Command B). The loca-

tion of the first byte of valid buffer data to be transmitted is specified in the Data Start Offset field of TX Command A.

Table 4-43, "TX Data Start Offset" shows the correlation between the setting of the LSBs in the Data Start Offset field

and the byte location of the first valid data byte.

TX data is contiguous until the end of the buffer. The buffer may end on a byte boundary. Unused bytes at the end of

the packet will not be sent to the TLI for transmission.

4.4.2.3

TX Buffer Fragmentation Rules

Transmit buffers must adhere to the following rules:

• Each buffer may start and end on any arbitrary byte alignment.

• The first buffer of any transmit packet can be any length.

• Middle buffers (i.e., those with First Segment = Last Segment = 0) must be greater than, or equal to 4 bytes in

length.

• The final buffer of any transmit packet can be any length.

TABLE 4-42:

TX COMMAND B FORMAT

Bits

Description

31:15

RESERVED

TX Checksum Enable (CK)

If this bit is set in conjunction with the first segment bit (FS) in TX Command A and the TX Checksum

Offload Engine Enable bit (TXCOE_EN) in the Checksum Offload Engine Control register (COE_CR),

the TX checksum offload engine (TXCOE) will calculate an L3 checksum for the associated frame.

Note:

This bit only needs to be set for the first buffer of a frame.

Add CRC Disable

When set, the automatic addition of the CRC is disabled.

Disable Ethernet Frame Padding

When set, this bit prevents the automatic addition of padding to an Ethernet frame of less than 64

bytes. The CRC field is also added despite the state of the Add CRC Disable field.

RESERVED

10:0

Frame Length (bytes)

This field indicates the total number of bytes in the current frame. This length does not include the off-

set or padding. If the Frame Length field does not match the actual number of bytes in the frame, the

Transmitter Error (TXE) flag will be set (in the Interrupt Status Register (INT_STS) and the interrupt

Endpoint). This value is read by the TX FIFO controller, and is used to determine the amount of data

that must be moved from the TX data FIFO into the TLI block. If the byte count is not aligned to a

DWORD boundary, the TX FIFO Controller will issue the correct byte enables to the TLI layer during

the last write. Invalid bytes in the last DWORD will not be passed to the TLI for transmission.

TABLE 4-43:

TX DATA START OFFSET

Data Start Offset[1:0]

First TX Data Byte

D[31:24]

D[23:16]

D[15:8]

D[7:0]

LAN89730 데이터시트(PDF) 54 Page - Microchip Technology

LAN89730 데이터시트(HTML) 54 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL