LAN89730 datasheet(111/218 Pages) MICROCHIP

111 / 218 page

 2013-2015 Microchip Technology Inc.

DS60001348A-page 111

LAN89730

4.13

Resets

The device has the following chip level reset sources:

• Power on Reset (POR)

• External Chip Reset (nRESET)

• Lite Reset (LRST)

• Soft Reset (SRST)

• USB Reset

• PHY Software Reset

• nTRST

4.13.1

POWER ON RESET (POR)

A Power on Reset occurs whenever power is initially applied to the device, or if power is removed and reapplied to the

device. A timer within the device will assert the internal reset for approximately 22 ms.

4.13.2

EXTERNAL CHIP RESET (NRESET)

A hardware reset will occur when the nRESET pin is driven low. The READY bit in the PMT_CTRL register can be read

by the host, and will read back a ‘0’ until the hardware reset is complete. Upon completion of the hardware reset, the

READY bit in PMT_CTRL is set high.

After the READY bit is set, the device can be configured via its control registers. The nRESET pin is pulled-high inter-

nally by the device and can be left unconnected if unused. If used, nRESET must be driven low for a minimum period

as defined in Section 7.6.4, "Reset and Configuration Strap Timing". If nRESET is unused, the device must be reset

following power-up via a soft reset (SRST).

4.13.3

LITE RESET (LRST)

This reset is initiated via the LRST bit in the Section 6.3.5, "Hardware Configuration Register (HW_CFG)". It will reset

the entire chip with the exception of the USB Device Controller and the USB PHY (UDC, parts of the CTL, and the HSIC

interface). The PLL is not turned off.

Note:

The EEPROM contents are loaded by this reset.

Note:

After the assertion of the POR, the internal Ethernet PHY is put into general power down mode.

Note:

While the internal Power on Reset circuitry may assert during brown-out conditions, this is not guaranteed.

For proper operation in applications where brown-outs may occur, use of an external reset circuit is recom-

mended.

Note:

After the assertion of nRESET, the internal Ethernet PHY is put into General Power-Down mode.

Note:

For proper operation in applications where brown-outs may occur, use of an external reset circuit is recom-

mended.

Note:

This reset does not cause the USB contents from the EEPROM to be reloaded.

Note:

This reset does not place the device into the Unconfigured state.

Note:

After the LRST, the USB pipes corresponding to the Bulk-In, Bulk-Out, and Interrupt Endpoints must be

reset. This process entails clearing the device’s ENDPOINT_HALT feature and resetting the data toggle on

the host side.

LAN89730 데이터시트(PDF) 111 Page - Microchip Technology

LAN89730 데이터시트(HTML) 111 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL