전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IDT72V3653 데이터시트(PDF) 25 Page - Integrated Device Technology

부품명 IDT72V3653
상세설명  3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V3653 데이터시트(HTML) 25 Page - Integrated Device Technology

Back Button IDT72V3653_16 Datasheet HTML 21Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 22Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 23Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 24Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 25Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 26Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 27Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 28Page - Integrated Device Technology IDT72V3653_16 Datasheet HTML 29Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 30 page
background image
25
COMMERCIALTEMPERATURERANGE
IDT72V3653/72V3663/72V3673 3.3V CMOS SyncFIFOTM WITH
BUS-MATCHING 2,048 x 36, 4,096 x 36, and 8,192 x 36
Figure 17. Timing for Mail1 Register and MBF1
MBF1
MBF1
MBF1
MBF1 Flag (IDT Standard and FWFT Modes)
NOTE:
1. If Port B is configured for word size, data can be written to the Mail1 Register using A0-A17 (A18-A35 are don't care inputs). In this first case B0-B17 will have valid data (B18-B35 will
be indeterminate). If Port B is configured for byte size, data can be written to the Mail1 Register using A0-A8
(A9-A35 are don't care inputs). In this second case, B0-B8 will have valid data (B9-B35 will be indeterminate).
NOTES:
1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising
CLKB edge is less than tSKEW2, then AF may transition HIGH one CLKA cycle later than shown.
2. FIFO Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read from the FIFO.
3. D = Maximum FIFO Depth = 2,048 for the IDT72V3653, 4,096 for the IDT72V3663, 8,192 for the IDT72V3673.
4. If Port B size is word or byte, tSKEW2 is referenced from the rising CLKB edge that reads the last word or byte of the long word, respectively.
Figure 16. Timing for AF
AF
AF
AF
AF when the FIFO is Almost-Full (IDT Standard and FWFT Modes).
AF
CLKA
ENB
4662 drw 18
ENA
CLKB
12
tSKEW2
tENS2
tENH
tPAF
tENS2
tENH
tPAF
[D-(Y+1)] Words in FIFO
(D-Y) Words in FIFO
(1)
4662 drw19
CLKA
ENA
A0-A35
MBA
CSA
W/
RA
CLKB
MBF1
CSB
MBB
ENB
B0-B35
W/RB
tENS1
tENH
tDS
tDH
tPMF
tPMF
tENS2
tENH
tDIS
tEN
tMDV
tPMR
FIFO Output Register
W1 (Remains valid in Mail1 Register after read)
tENS1
tENH
tENH
tENS2
tENH
tENS2
W1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com