전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCTL2000 데이터시트(PDF) 8 Page - Agilent(Hewlett-Packard)

부품명 HCTL2000
상세설명  Quadrature Decoder/Counter Interface ICs
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HP [Agilent(Hewlett-Packard)]
홈페이지  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HCTL2000 데이터시트(HTML) 8 Page - Agilent(Hewlett-Packard)

Back Button HCTL2000 Datasheet HTML 4Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 5Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 6Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 7Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 8Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 9Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 10Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 11Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 12Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
8
Figure 7. Simplified Digital Noise Filter Logic.
Quadrature Decoder
The quadrature decoder decodes
the incoming filtered signals into
count information. This circuitry
multiplies the resolution of the
input signals by a factor of four
(4X decoding). When using an
encoder for motion sensing, the
user benefits from the increased
resolution by being able to
provide better system control.
The quadrature decoder samples
the outputs of the CHA and CHB
filters. Based on the past binary
state of the two signals and the
present state, it outputs a count
signal and a direction signal to
the internal position counter. In
the case of the HCTL-2020, the
signals also go to external pins 5
and 16 respectively.
Figure 9 shows the quadrature
states and the valid state transi-
tions. Channel A leading channel
B results in counting up. Channel
B leading channel A results in
counting down. Illegal state
transitions, caused by faulty
encoders or noise severe enough
to pass through the filter, will
produce an erroneous count.
Design Considerations
The designer should be aware
that the operation of the digital
filter places a timing constraint
on the relationship between
incoming quadrature signals and
the external clock. Figure 8
shows the timing waveform with
an incremental encoder input.
Since an input has to be stable
for three rising clock edges, the
encoder pulse width (tE - low or
high) has to be greater than three
clock periods (3tCLK). This
guarantees that the asynchronous
input will be stable during three
consecutive rising clock edges. A
realistic design also has to take
Figure 8. Signal Propagation through Digital Noise Filter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com