전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC823 데이터시트(PDF) 35 Page - Motorola, Inc

부품명 MPC823
상세설명  Communication Processor Module
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC823 데이터시트(HTML) 35 Page - Motorola, Inc

Back Button MPC823 Datasheet HTML 31Page - Motorola, Inc MPC823 Datasheet HTML 32Page - Motorola, Inc MPC823 Datasheet HTML 33Page - Motorola, Inc MPC823 Datasheet HTML 34Page - Motorola, Inc MPC823 Datasheet HTML 35Page - Motorola, Inc MPC823 Datasheet HTML 36Page - Motorola, Inc MPC823 Datasheet HTML 37Page - Motorola, Inc MPC823 Datasheet HTML 38Page - Motorola, Inc MPC823 Datasheet HTML 39Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 74 page
background image
Communication Processor Module
MOTOROLA
MPC823 REFERENCE MANUAL
16-413
16.11.7.8 SMCx TRANSPARENT CONTROLLER ERRORS. The serial management
controllers report message reception and transmission error conditions using the channel
buffer descriptors and the SMCE–Transparent register. The following transmission errors
can be detected by the SMCx Transparent controller.
• Underrun Error—When this error occurs, the channel stops transmitting the buffer,
closes it, sets the UN bit in the buffer descriptor, sets the TXE bit in the event register
and causes an interrupt if the TXE bit is set in the mask register. The channel resumes
transmission after it receives the RESTART TRANSMIT command. Underrun cannot
occur between frames.
• Overrun Error—A serial management controller maintains an internal FIFO for
receiving data. The communication processor module begins programming the SDMA
channel if the data buffer is in external memory when the first character is received into
the FIFO. If a FIFO overrun occurs, a serial management controller writes the received
data character to the internal FIFO over the previously received character. The previous
character and its status bits are lost. Then the channel closes the buffer, sets the OV
bit in the receive buffer descriptor, and generates the receive interrupt if it is enabled.
Reception then continues as normal.
16.11.7.9 SMCx TRANSPARENT MODE REGISTER. When a serial management
controller is in transparent mode, the 16-bit, memory-mapped, read/write SMCx mode
register is referred to as the SMCx transparent mode register (SMCMR–Transparent). The
function of bits 8-15 is common to each SMCx protocol, but bits 0-7 vary according to the
protocol selected by the SM bits of this register.
Bits 0, 5, and 8–9—Reserved
These bits are reserved and must be set to 0.
SMCMR–TRANSPARENT
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
FIELD
RES
CLEN
RES
BS
REVD
RESERVED
SM
DM
TEN
REN
RESET
0
0
000
0
0
0
00
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ADDR
(IMMR & 0xFFFF0000) + 0xA82 (SMC1), 0xA92 (SMC2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com