 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPSD323X 데이터시트(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD323X 데이터시트(HTML) 71 Page - STMicroelectronics |
|
|
71 / 176 page  71/176 µPSD323X Table 46. ADC SFR Memory Map Table 47. Description of the ACON Bits Table 48. ADC Clock Input SFR Addr Reg Name Bit Register Name Reset Value Comments 7 6 54 321 0 95 ASCL 00 8-bit Prescaler for ADC clock 96 ADAT ADAT7 ADAT6 ADAT5 ADAT4 ADAT3 ADAT2 ADAT1 ADAT0 00 ADC Data Register 97 ACON ADEN ADS1 ADS0 ADST ADSF 00 ADC Control Register Bit Symbol Function 7 to 6 — Reserved 5 ADEN ADC Enable Bit: 0 : ADC shut off and consumes no operating current 1 : enable ADC 4 — Reserved 3to 2 ADS1, ADS0 Analog channel select 0, 0 Channel0 (ACH0) 0, 1 Channel1 (ACH1) 1, 0 Channel2 (ACH2) 1, 1 Channel3 (ACH3) 1 ADST ADC Start Bit: 0 : force to zero 1 : start an ADC; after one cycle, bit is cleared to ’0’ 0 ADSF ADC Status Bit: 0 : A/D conversion is in process 1 : A/D conversion is completed, not in process MCU Clock Frequency Prescaler Register Value ADC Clock 40MHz 2 6.7MHz 36MHz 2 6MHz 24MHz 1 6MHz 12MHz 0 6MHz |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
