| 전자부품 데이터시트 검색엔진 |
|
UPSD323X 데이터시트(PDF) 78 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD323X 데이터시트(HTML) 78 Page - STMicroelectronics |
|
78 / 176 page ![]() µPSD323X 78/176 Table 50. Serial Control Register (SxCON: S1CON, S2CON) Table 51. Description of the SxCON Bits Table 52. Selection of the Serial Clock Frequency SCL in Master Mode 76543210 CR2 ENII STA STO ADDR AA CR1 CR0 Bit Symbol Function 7CR2 This bit along with Bits CR1and CR0 determines the serial clock frequency when SIO is in the Master Mode. 6ENII Enable IIC. When ENI1 = 0, the IIC is disabled. SDA and SCL outputs are in the high impedance state. 5STA START flag. When this bit is set, the SIO H/W checks the status of the I2C-bus and generates a START condition if the bus free. If the bus is busy, the SIO will generate a repeated START condition when this bit is set. 4 STO STOP flag. With this bit set while in Master Mode a STOP condition is generated. When a STOP condition is detected on the I2C-bus, the I2C hardware clears the STO flag. Note: This bit have to be set before 1 cycle interrupt period of STOP. That is, if this bit is set, STOP condition in Master Mode is generated after 1 cycle interrupt period. 3 ADDR This bit is set when address byte was received. Must be cleared by software. 2AA Acknowledge enable signal. If this bit is set, an acknowledge (low level to SDA) is returned during the acknowledge clock pulse on the SCL line when: •Own slave address is received •A data byte is received while the device is programmed to be a Master Receiver •A data byte is received while the device is a selected Slave Receiver. When this bit is reset, no acknowledge is returned. SIO release SDA line as high during the acknowledge clock pulse. 1CR1 These two bits along with the CR2 Bit determine the serial clock frequency when SIO is in the Master Mode. 0CR0 CR2 CR1 CR0 FOSC Divisor Bit Rate (kHz) at FOSC 12MHz 24MHz 36MHz 40MHz 0 0 0 16 375 750 X X 0 0 1 24 250 500 750 833 0 1 0 30 200 400 600 666 0 1 1 60 100 200 300 333 1 0 0 120 50 100 150 166 1 0 1 240 255075 83 1 1 0 480 12.5 25 37.5 41 1 1 1 960 6.25 12.5 18.75 20 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |