 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPSD323X 데이터시트(PDF) 155 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD323X 데이터시트(HTML) 155 Page - STMicroelectronics |
|
|
155 / 176 page  155/176 µPSD323X Table 118. External Data Memory AC Characteristics (with the 5V MCU Module) Note: 1. Conditions (in addition to those in Table 109, VCC = 4.5 to 5.5V): VSS = 0V; CL for Port 0, ALE and PSEN output is 100pF; CL for other outputs is 80pF Symbol Parameter1 40MHz Oscillator Variable Oscillator 1/tCLCL = 24 to 40MHz Unit Min Max Min Max tRLRH RD pulse width 120 6tCLCL –30 ns tWLWH WR pulse width 120 6tCLCL –30 ns tLLAX2 Address hold after ALE 10 tCLCL –15 ns tRHDX RD to valid data in 75 5tCLCL –50 ns tRHDX Data hold after RD 0 0 ns tRHDZ Data float after RD 38 2tCLCL –12 ns tLLDV ALE to valid data in 150 8tCLCL –50 ns tAVDV Address to valid data in 150 9tCLCL –75 ns tLLWL ALE to WR or RD 60 90 3tCLCL –15 tCLCL +15 ns tAVWL Address valid to WR or RD 70 4tCLCL –30 ns tWHLH WR or RD High to ALE High 10 40 tCLCL –15 tCLCL +15 ns tQVWX Data valid to WR transition 5 tCLCL –20 ns tQVWH Data set-up before WR 125 7tCLCL –50 ns tWHQX Data hold after WR 5 tCLCL –20 ns tRLAZ Address float after RD 0 0 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
