전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCA84C441 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 PCA84C441
상세설명  8-bit microcontrollers with OSD and VST
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA84C441 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button PCA84C441 Datasheet HTML 4Page - NXP Semiconductors PCA84C441 Datasheet HTML 5Page - NXP Semiconductors PCA84C441 Datasheet HTML 6Page - NXP Semiconductors PCA84C441 Datasheet HTML 7Page - NXP Semiconductors PCA84C441 Datasheet HTML 8Page - NXP Semiconductors PCA84C441 Datasheet HTML 9Page - NXP Semiconductors PCA84C441 Datasheet HTML 10Page - NXP Semiconductors PCA84C441 Datasheet HTML 11Page - NXP Semiconductors PCA84C441 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
1996 Nov 29
8
Philips Semiconductors
Product specification
8-bit microcontrollers with OSD and VST
84C44X; 84C64X; 84C84X
7
RESET
The RESET pin (active LOW input) is used to initialize the
microcontroller to a defined state. The Reset configuration
is shown in Fig.5.
Fig.4 External components for RESET pin.
andbook, halfpage
VSS
DD
V
R
≤ 100 kΩ
C
RESET
MCD174
7.1
Power-on-reset
The Power-on-reset circuit monitors the voltage level of
VDD. If VDD remains below the internal reference voltage
level Vref (typically 1.3 V), the oscillator is inhibited.
When VDD rises above Vref, the oscillator is released and
the internal reset is active for a period of td (typically
50
µs).
Considering the VDD rise time, the following measures for
a correct Power-on-reset can be taken:
• If the VDD rises above the minimum operation voltage
before time period td is exceeded, no external
components are necessary (see Fig.6).
• If V
DD has a slow rise time, such that after the time
period (tVref +td) has elapsed the supply voltage is still
below the minimum operation voltage (Vmin),
external components are required (see Figs 4 and 7).
To guarantee a correct reset operation, ensure that the
time constant RC
≥ 8 × tVDD.
A definite Power-on-reset can be realized by applying an
(external) RESET signal during power-on.
Fig.5 Reset configuration.
handbook, full pagewidth
MLA651
V
SS
DD
V
RESET
POWER-ON-RESET
oscillator
inhibit
ref
V
internal
reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com